From patchwork Thu Nov 24 08:41:41 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Rahul Tanwar X-Patchwork-Id: 25378 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:adf:f944:0:0:0:0:0 with SMTP id q4csp3272308wrr; Thu, 24 Nov 2022 00:54:53 -0800 (PST) X-Google-Smtp-Source: AA0mqf7HL7aQFxv7sRSC31uVICVKeYcG/0JXB32cOPRfwSTmSBIu8aSLgfz7gjyq3j7q16dUITjj X-Received: by 2002:a63:f925:0:b0:470:88:8c18 with SMTP id h37-20020a63f925000000b0047000888c18mr12741789pgi.23.1669280093298; Thu, 24 Nov 2022 00:54:53 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1669280093; cv=none; d=google.com; s=arc-20160816; b=Zh0v5aN5CqBLCRUjexNzLIWzm3KzQ1zn8RlTfKNktK/rrYnXEPv/T7P37FdBnhDcPk LlNNAevtFYzSTAxJgPnrbj9dcBWjw90ZnC1MR75c0nspnkVtATebXD1tTEouJvTTYMYm I9DzT8XUlzYbhsxTl8tkdQsoo7F6o9kW/wvi6tQHLvja1tAaGOCgogt5ALAubkpPE8A4 mJoZdyGi+7zEO8vSrkh2f1znhYeCJdtJXwcXK7mxquxwQ8m7wg7KdT+vzAZRBs/9lLZm 7ljkFNayM3YYMAV6d9AfQtrVHIi4dE6WW+tkpI67pOxPT0iN1KPlzkcL5IeTAduGItGg r6GA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=bSWgzt8uUrAzN6dnc8c6kjh1UlFQHYngZsNHw6hiwAw=; b=uOpiduc70H2kvsUG7wN6oXCE/IG9mDqc4lDT6ZLB7xP3Z8IIcsiATDJBD1PHh/3XlR mRB+U0yRH5doweaDf+qft0yc/P0XV8CIt0kvpD6ChJlRXhnxQntkDNyKst5703C7eXZs LRnT88XrynzHDvOWd50WWpTgUxlbRrxchI4YZx4RLoC8GVX6pu+Go9T5RF0jk6BYjEFT Q0A2Z3jxXX1Z/FaMiS0cSOy6vjpyYlQzSy2IJfcsYrik8++jmHbtqTxXXRWkwMy8Swkn u5GIeLnBgNefdmaxkEm6L5UQ42zUzdl8I7yAwb1o1IXg6bRF52CQQJV8YfMldH168p0m P5eQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@maxlinear.com header.s=selector header.b=ayVJ013r; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=maxlinear.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id q75-20020a632a4e000000b004772b3c1dedsi835197pgq.262.2022.11.24.00.54.40; Thu, 24 Nov 2022 00:54:53 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@maxlinear.com header.s=selector header.b=ayVJ013r; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=maxlinear.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229622AbiKXInZ (ORCPT + 99 others); Thu, 24 Nov 2022 03:43:25 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:40306 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229962AbiKXInW (ORCPT ); Thu, 24 Nov 2022 03:43:22 -0500 Received: from us-smtp-delivery-115.mimecast.com (us-smtp-delivery-115.mimecast.com [170.10.133.115]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id E37F179927 for ; Thu, 24 Nov 2022 00:42:22 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=maxlinear.com; s=selector; t=1669279342; h=from:from:reply-to:subject:subject:date:date:message-id:message-id: to:to:cc:cc:mime-version:mime-version:content-type:content-type: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=bSWgzt8uUrAzN6dnc8c6kjh1UlFQHYngZsNHw6hiwAw=; b=ayVJ013rLLdav8u5bh6oBGagZBRJjUXvx8QdYrh4zxiRkt68YIozHZcQ5pwZkUUK18IzcN /g4U9f0jT86PBZt8boC2pNmfiTiO5ntd6KCvsloLe+mNOueRgLZOTTKQn++sbZwR6mcS8g clNbBdai1E6+IW62/mbRvl5lqqAWS0ZBabIAiYQkSxg4KzpgVZMlxbwfD4wyI0pEItAEwv B8llqSAE9eUWnAK7L0rZWUoE/+sLcLWimRTJv9yYeq2N7pJboQZk5RuGzMsnXWF/24/FHn ZoiBt+VxRaoEdAPNglaHduPFEk7KeYEp/lqijBIZv80jbsnsxhiW0fV+9QiE5g== Received: from mail.maxlinear.com (174-47-1-84.static.ctl.one [174.47.1.84]) by relay.mimecast.com with ESMTP with STARTTLS (version=TLSv1.2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id us-mta-316-Hfmy2PVaNgmf4o3uDeRJEg-1; Thu, 24 Nov 2022 03:42:20 -0500 X-MC-Unique: Hfmy2PVaNgmf4o3uDeRJEg-1 Received: from sgsxdev001.isng.phoenix.local (10.226.81.111) by mail.maxlinear.com (10.23.38.119) with Microsoft SMTP Server id 15.1.2375.24; Thu, 24 Nov 2022 00:42:15 -0800 From: Rahul Tanwar To: Rahul Tanwar , Andy Shevchenko , , CC: Thomas Gleixner , Marc Zyngier , "Rob Herring" , Krzysztof Kozlowski , Ingo Molnar , "Borislav Petkov" , Dave Hansen , , "H. Peter Anvin" , Subject: [PATCH v5 2/4] dt-bindings: x86: apic: Introduce new optional bool property for lapic Date: Thu, 24 Nov 2022 16:41:41 +0800 Message-ID: <20221124084143.21841-3-rtanwar@maxlinear.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20221124084143.21841-1-rtanwar@maxlinear.com> References: <20221124084143.21841-1-rtanwar@maxlinear.com> MIME-Version: 1.0 X-Mimecast-Spam-Score: 0 X-Mimecast-Originator: maxlinear.com X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE, SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1750367043436570489?= X-GMAIL-MSGID: =?utf-8?q?1750367043436570489?= Intel defines a few possible interrupt delivery modes. With respect to boot/init time, mainly two interrupt delivery modes are possible. PIC Mode - Legacy external 8259 compliant PIC interrupt controller. Virtual Wire Mode - use lapic as virtual wire interrupt delivery mode. For ACPI or MPS spec compliant systems, it is figured out by some read only bit field/s available in their respective defined data structures. But for OF based systems, it is by default set to PIC mode. Presently, it is hardcoded to legacy PIC mode for OF based x86 systems with no option to choose the configuration between PIC mode & virtual wire mode. For this purpose, introduce a new boolean property for interrupt controller node of lapic which can allow it to be configured to virtual wire mode as well. Property name: 'intel,virtual-wire-mode' Type: Boolean If not present/not defined, interrupt delivery mode defaults to legacy PIC mode. If present/defined, interrupt delivery mode is set to virtual wire mode. Suggested-by: Andy Shevchenko Signed-off-by: Rahul Tanwar Reviewed-by: Rob Herring --- .../interrupt-controller/intel,ce4100-lapic.yaml | 14 ++++++++++++++ 1 file changed, 14 insertions(+) diff --git a/Documentation/devicetree/bindings/interrupt-controller/intel,ce4100-lapic.yaml b/Documentation/devicetree/bindings/interrupt-controller/intel,ce4100-lapic.yaml index 55184cb49432..d2d0145cb889 100644 --- a/Documentation/devicetree/bindings/interrupt-controller/intel,ce4100-lapic.yaml +++ b/Documentation/devicetree/bindings/interrupt-controller/intel,ce4100-lapic.yaml @@ -39,6 +39,19 @@ properties: '#interrupt-cells': const: 2 + intel,virtual-wire-mode: + description: Intel defines a few possible interrupt delivery + modes. With respect to boot/init time, mainly two interrupt + delivery modes are possible. + PIC Mode - Legacy external 8259 compliant PIC interrupt controller. + Virtual Wire Mode - use lapic as virtual wire interrupt delivery mode. + For ACPI or MPS spec compliant systems, it is figured out by some read + only bit field/s available in their respective defined data structures. + For OF based systems, it is by default set to PIC mode. + But if this optional boolean property is set, then the interrupt delivery + mode is configured to virtual wire compatibility mode. + type: boolean + required: - compatible - reg @@ -54,4 +67,5 @@ examples: reg = <0xfee00000 0x1000>; interrupt-controller; #interrupt-cells = <2>; + intel,virtual-wire-mode; };