From patchwork Tue Nov 22 10:16:13 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Matt Ranostay X-Patchwork-Id: 24240 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:adf:f944:0:0:0:0:0 with SMTP id q4csp2116610wrr; Tue, 22 Nov 2022 02:18:36 -0800 (PST) X-Google-Smtp-Source: AA0mqf6RrqRVr3EMmz8NcJ3NFZpeBDBLLpKZ8n7fS2xj28B6FGDZeT5tfKietOyQJTlVeIECAypL X-Received: by 2002:a17:903:3287:b0:188:d4bf:dbff with SMTP id jh7-20020a170903328700b00188d4bfdbffmr7892541plb.19.1669112316080; Tue, 22 Nov 2022 02:18:36 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1669112316; cv=none; d=google.com; s=arc-20160816; b=Bipz0z+RWSjARWW/Wjco4UZuIksf0r/ajhNVPf9M7xBJmPZ5ftbTYXX3OcqTjLETtt u513cORmsrtC0KLYMoyQEMBlflB6a5JR0HKLzsm6g2xigZ/UMN7FUlJvplAnCrPKbtGV tw6gUuiFD0T353MXCPGHbJj+1+2hIbP94STW/WUjqBnQ6cFMdNqMm2iZ14QOKHkOnQEv nI45XhHV5i8tihR2WluoEf1AxvnDuqXPiyV6WJKbSzOeZPalZuUD428iW33AxOVG0/xw /v6QAqKlAsDk/P+vYkyiVj9Pq3MR7/M+ButxsVXdFaWBcIot9W+38CJNerOgYRe52JwB zoFw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=ac4Z8P3rBXZkZq+HC3t7a6d1XGYyHS+dBSY/4gN4278=; b=txQsDckvHaAiZclViQWAhkddF2qv1z4fBFsVNmgfYK2k6NQP8lyvcWvQ9noYeMvvpN Gj7gE/2ghhQjaHVRt6Ey6FSe8ZhzM/daDiXyO0d6SbgtwaDDN+bPkBqH1CHBLXZWuNhy VXAv69kRAPNrWuXtIwM3ln9ikW4A3hFRJPGaK5t8LiweR1ljHIL9Q1gmrZLg7oDO3V1b Y0RIdOZIyHzM77I9cYjuZPZt8X9vO1gXQXSDBk7VcA6E3ONz+lvWW2uwiheBm1sYYMBr mkzzkBC5ox+BIRF3YGytBDnAPs1JLNHPhTbx9iQ0jd1Ec53sws4H3FXUM11cg4oJzbvs 0P5A== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=twiD3GSe; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id u3-20020a634543000000b0046ff70b1cf3si2245077pgk.463.2022.11.22.02.18.15; Tue, 22 Nov 2022 02:18:36 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=twiD3GSe; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233205AbiKVKRj (ORCPT + 99 others); Tue, 22 Nov 2022 05:17:39 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:43374 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233399AbiKVKRA (ORCPT ); Tue, 22 Nov 2022 05:17:00 -0500 Received: from fllv0016.ext.ti.com (fllv0016.ext.ti.com [198.47.19.142]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 84AAB51328; Tue, 22 Nov 2022 02:16:51 -0800 (PST) Received: from lelv0265.itg.ti.com ([10.180.67.224]) by fllv0016.ext.ti.com (8.15.2/8.15.2) with ESMTP id 2AMAGjG0118385; Tue, 22 Nov 2022 04:16:45 -0600 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1669112205; bh=ac4Z8P3rBXZkZq+HC3t7a6d1XGYyHS+dBSY/4gN4278=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=twiD3GSeMPrLYlxSLVLnkzZvQqvferS+enX6t48JadDlVZDVLLWwdc00VW/fKz/NN 7Uw7pE27vX8EZhrrhr8574EFGPSMFiBzozW2Z7+g96fk51idRspgKDpFQprT7mtxS+ qFmkMQ3DzdC1b7PD8XyNvskpme+G6Raf3uAxDEMg= Received: from DLEE103.ent.ti.com (dlee103.ent.ti.com [157.170.170.33]) by lelv0265.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 2AMAGjm2019851 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Tue, 22 Nov 2022 04:16:45 -0600 Received: from DLEE113.ent.ti.com (157.170.170.24) by DLEE103.ent.ti.com (157.170.170.33) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.16; Tue, 22 Nov 2022 04:16:45 -0600 Received: from lelv0326.itg.ti.com (10.180.67.84) by DLEE113.ent.ti.com (157.170.170.24) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.16 via Frontend Transport; Tue, 22 Nov 2022 04:16:44 -0600 Received: from localhost (ileaxei01-snat.itg.ti.com [10.180.69.5]) by lelv0326.itg.ti.com (8.15.2/8.15.2) with ESMTP id 2AMAGg5t030109; Tue, 22 Nov 2022 04:16:43 -0600 From: Matt Ranostay To: , , , , , , , CC: , , Subject: [PATCH v7 5/8] arm64: dts: ti: k3-j721s2-common-proc-board: Add USB support Date: Tue, 22 Nov 2022 02:16:13 -0800 Message-ID: <20221122101616.770050-6-mranostay@ti.com> X-Mailer: git-send-email 2.38.GIT In-Reply-To: <20221122101616.770050-1-mranostay@ti.com> References: <20221122101616.770050-1-mranostay@ti.com> MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 X-Spam-Status: No, score=-4.4 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED, SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1750191115842572606?= X-GMAIL-MSGID: =?utf-8?q?1750191115842572606?= From: Aswath Govindraju The board uses lane 1 of SERDES for USB. Set the mux accordingly. The USB controller and EVM supports super-speed for USB0 on the Type-C port. However, the SERDES has a limitation that upto 2 protocols can be used at a time. The SERDES is wired for PCIe, eDP and USB super-speed. It has been chosen to use PCIe and eDP as default. So restrict USB0 to high-speed mode. Reviewed-by: Ravi Gunasekaran Signed-off-by: Aswath Govindraju Signed-off-by: Matt Ranostay --- .../dts/ti/k3-j721s2-common-proc-board.dts | 22 +++++++++++++++++++ 1 file changed, 22 insertions(+) diff --git a/arch/arm64/boot/dts/ti/k3-j721s2-common-proc-board.dts b/arch/arm64/boot/dts/ti/k3-j721s2-common-proc-board.dts index c3a397484c70..c787d46f89de 100644 --- a/arch/arm64/boot/dts/ti/k3-j721s2-common-proc-board.dts +++ b/arch/arm64/boot/dts/ti/k3-j721s2-common-proc-board.dts @@ -147,6 +147,12 @@ vdd_sd_dv_pins_default: vdd-sd-dv-pins-default { J721S2_IOPAD(0x020, PIN_INPUT, 7) /* (AA23) MCAN15_RX.GPIO0_8 */ >; }; + + main_usbss0_pins_default: main-usbss0-pins-default { + pinctrl-single,pins = < + J721S2_IOPAD(0x0ec, PIN_OUTPUT, 6) /* (AG25) TIMER_IO1.USB0_DRVVBUS */ + >; + }; }; &wkup_pmx0 { @@ -318,6 +324,22 @@ serdes0_pcie_link: phy@0 { }; }; +&usb_serdes_mux { + idle-states = <1>; /* USB0 to SERDES lane 1 */ +}; + +&usbss0 { + pinctrl-0 = <&main_usbss0_pins_default>; + pinctrl-names = "default"; + ti,vbus-divider; + ti,usb2-only; +}; + +&usb0 { + dr_mode = "otg"; + maximum-speed = "high-speed"; +}; + &mcu_mcan0 { status = "okay"; pinctrl-names = "default";