From patchwork Tue Nov 22 10:16:10 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Matt Ranostay X-Patchwork-Id: 24237 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:adf:f944:0:0:0:0:0 with SMTP id q4csp2116468wrr; Tue, 22 Nov 2022 02:18:14 -0800 (PST) X-Google-Smtp-Source: AA0mqf62gMw5QPRHALN2Pm7peCdNO5p64BLq0J6FZSeHyfcgbuO0IZca+mKOjsaYFgJwlLcUg3X2 X-Received: by 2002:a05:6a00:1407:b0:537:15fc:f336 with SMTP id l7-20020a056a00140700b0053715fcf336mr13629474pfu.60.1669112294598; Tue, 22 Nov 2022 02:18:14 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1669112294; cv=none; d=google.com; s=arc-20160816; b=oM4LIgdqYhUW0AJA90INLRI/uOSioR0MFOpXUK4YW/TYWZL2un6U/Ok6VJ+3AfoZCI jpforq6OhRyx/n5TslXKsspLTXSxFqCAQ+phIe6a8HeobGkKspKoj1ziWWxrw+PvNmnm Nxg0Gn98PvnBrLKGvNWl086EIv1wHJXIjxuMwOYeRGfoBYxzozKwlnTX0KF3l3w7N7ca JhPYcKnyTZg/EGPTAcuBfSc1OPjj2kOm6p3FqtuGX0RdSjVdUVlVP4HhYZpypLtdu8KG 6SSneB1aC0up/tfgpr7UGA8CiI2Pg3KQBmPt5CyR6NhvjHK56q6/3yYc3H46cGbnVk5E RPAw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=aP3WJxdmh6Lz7lDEVBUKu4BJt1bFVAwOK3NP7I/9rR0=; b=moufxMY3qY5ykAAZ0DK8MsifYUFQwIF7hBktsKs8bjvRkFvRjrd/5vAZPTBWhrPubC vshc4IbbSv1DQJtORPUcwv23lOrJdH4qUzOIdoGc7EjnBXwnW+t2RyUOEeFSkW4F5IBE PUCG+AIqknc4I6NFz1dnC4QuGWci5yy2uebPkI+J4+f69DfYaX+bQgOlsc/9iat1gfXx tJMbfc2Hg/Q8/y7qXHErX5/JYOlwpleWUUWBqCmil77xNLY4l/5nu5Gpc6YRsxfVNXw/ wak2mR/LBncvFRUR3QSN4Qb+tsiGrDCEtqaXRFvSxiFBsDPHMSINaHs2g1MXJSLDok0d CsZg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b="uTdwXwu/"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id i12-20020a170902c94c00b00179f1584540si15468842pla.564.2022.11.22.02.18.00; Tue, 22 Nov 2022 02:18:14 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b="uTdwXwu/"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232804AbiKVKR1 (ORCPT + 99 others); Tue, 22 Nov 2022 05:17:27 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:43364 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232934AbiKVKQv (ORCPT ); Tue, 22 Nov 2022 05:16:51 -0500 Received: from lelv0143.ext.ti.com (lelv0143.ext.ti.com [198.47.23.248]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id F39AC54B38; Tue, 22 Nov 2022 02:16:38 -0800 (PST) Received: from lelv0266.itg.ti.com ([10.180.67.225]) by lelv0143.ext.ti.com (8.15.2/8.15.2) with ESMTP id 2AMAGVUb095995; Tue, 22 Nov 2022 04:16:31 -0600 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1669112191; bh=aP3WJxdmh6Lz7lDEVBUKu4BJt1bFVAwOK3NP7I/9rR0=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=uTdwXwu/VF9Sq6hGnIEfogbb6YlBPTXYOQnFbaLxfQpXZmqvjRfG5KUXk3lAxNM1r FeDT48f72lkXcV7/FN9i1BxnHyj333b2JgA6wJ3pBkAP4FULaKkoOuIlfeOmy1KayN UPrPV3gTp6m5IoeESWRHOs3H/aY04sVzzpybdW9c= Received: from DFLE104.ent.ti.com (dfle104.ent.ti.com [10.64.6.25]) by lelv0266.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 2AMAGVOL079489 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Tue, 22 Nov 2022 04:16:31 -0600 Received: from DFLE112.ent.ti.com (10.64.6.33) by DFLE104.ent.ti.com (10.64.6.25) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.16; Tue, 22 Nov 2022 04:16:30 -0600 Received: from lelv0327.itg.ti.com (10.180.67.183) by DFLE112.ent.ti.com (10.64.6.33) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.16 via Frontend Transport; Tue, 22 Nov 2022 04:16:30 -0600 Received: from localhost (ileaxei01-snat.itg.ti.com [10.180.69.5]) by lelv0327.itg.ti.com (8.15.2/8.15.2) with ESMTP id 2AMAGRRL088764; Tue, 22 Nov 2022 04:16:29 -0600 From: Matt Ranostay To: , , , , , , , CC: , , Subject: [PATCH v7 2/8] arm64: dts: ti: k3-j721s2-main: Add SERDES and WIZ device tree node Date: Tue, 22 Nov 2022 02:16:10 -0800 Message-ID: <20221122101616.770050-3-mranostay@ti.com> X-Mailer: git-send-email 2.38.GIT In-Reply-To: <20221122101616.770050-1-mranostay@ti.com> References: <20221122101616.770050-1-mranostay@ti.com> MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 X-Spam-Status: No, score=-4.4 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED, SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1750191093312441003?= X-GMAIL-MSGID: =?utf-8?q?1750191093312441003?= Add dt node for the single instance of WIZ (SERDES wrapper) and SERDES module shared by PCIe, eDP and USB. Signed-off-by: Matt Ranostay Reviewed-by: Ravi Gunasekaran --- arch/arm64/boot/dts/ti/k3-j721s2-main.dtsi | 54 ++++++++++++++++++++++ 1 file changed, 54 insertions(+) diff --git a/arch/arm64/boot/dts/ti/k3-j721s2-main.dtsi b/arch/arm64/boot/dts/ti/k3-j721s2-main.dtsi index b4869bff4f22..2858ba589d54 100644 --- a/arch/arm64/boot/dts/ti/k3-j721s2-main.dtsi +++ b/arch/arm64/boot/dts/ti/k3-j721s2-main.dtsi @@ -5,6 +5,17 @@ * Copyright (C) 2021 Texas Instruments Incorporated - https://www.ti.com/ */ +#include +#include + +/ { + serdes_refclk: clock-cmnrefclk { + #clock-cells = <0>; + compatible = "fixed-clock"; + clock-frequency = <0>; + }; +}; + &cbass_main { msmc_ram: sram@70000000 { compatible = "mmio-sram"; @@ -38,6 +49,13 @@ usb_serdes_mux: mux-controller-0 { #mux-control-cells = <1>; mux-reg-masks = <0x0 0x8000000>; /* USB0 to SERDES0 lane 1/3 mux */ }; + + serdes_ln_ctrl: mux-controller-80 { + compatible = "mmio-mux"; + #mux-control-cells = <1>; + mux-reg-masks = <0x80 0x3>, <0x84 0x3>, /* SERDES0 lane0/1 select */ + <0x88 0x3>, <0x8c 0x3>; /* SERDES0 lane2/3 select */ + }; }; gic500: interrupt-controller@1800000 { @@ -787,6 +805,42 @@ usb0: usb@6000000 { }; }; + serdes_wiz0: wiz@5060000 { + compatible = "ti,j721s2-wiz-10g"; + #address-cells = <1>; + #size-cells = <1>; + power-domains = <&k3_pds 365 TI_SCI_PD_EXCLUSIVE>; + clocks = <&k3_clks 365 0>, <&k3_clks 365 3>, <&serdes_refclk>; + clock-names = "fck", "core_ref_clk", "ext_ref_clk"; + num-lanes = <4>; + #reset-cells = <1>; + #clock-cells = <1>; + ranges = <0x5060000 0x0 0x5060000 0x10000>; + + assigned-clocks = <&k3_clks 365 3>; + assigned-clock-parents = <&k3_clks 365 7>; + + serdes0: serdes@5060000 { + compatible = "ti,j721e-serdes-10g"; + reg = <0x05060000 0x00010000>; + reg-names = "torrent_phy"; + resets = <&serdes_wiz0 0>; + reset-names = "torrent_reset"; + clocks = <&serdes_wiz0 TI_WIZ_PLL0_REFCLK>, + <&serdes_wiz0 TI_WIZ_PHY_EN_REFCLK>; + clock-names = "refclk", "phy_en_refclk"; + assigned-clocks = <&serdes_wiz0 TI_WIZ_PLL0_REFCLK>, + <&serdes_wiz0 TI_WIZ_PLL1_REFCLK>, + <&serdes_wiz0 TI_WIZ_REFCLK_DIG>; + assigned-clock-parents = <&k3_clks 365 3>, + <&k3_clks 365 3>, + <&k3_clks 365 3>; + #address-cells = <1>; + #size-cells = <0>; + #clock-cells = <1>; + }; + }; + main_mcan0: can@2701000 { compatible = "bosch,m_can"; reg = <0x00 0x02701000 0x00 0x200>,