From patchwork Sat Nov 19 04:09:05 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Matt Ranostay X-Patchwork-Id: 23211 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:adf:f944:0:0:0:0:0 with SMTP id q4csp549064wrr; Fri, 18 Nov 2022 20:13:09 -0800 (PST) X-Google-Smtp-Source: AA0mqf7lQfoNLGJ74wBz9d/6fVEcCBdv4u89CIWDQ+4nQJb5NWASj1igV+yZLHCYwNu9pk5PYecI X-Received: by 2002:a17:906:f252:b0:7ae:4236:bfb5 with SMTP id gy18-20020a170906f25200b007ae4236bfb5mr7852535ejb.428.1668831189795; Fri, 18 Nov 2022 20:13:09 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1668831189; cv=none; d=google.com; s=arc-20160816; b=ctgs3o3eYY81/i6wBGuKBye8GxCPCFWaFZZCh0befjx+Odd/AxJvaTvusM9Gyj92Dm E/nRJMQvdiqeXhqofHk5phK8IgFuskAua32dZ91BD0Z9B44IP0KIq9gDhk0OSwECg8UK iFb5ZoF3gbnig6dDG9QdhTju9f0IVwM6RgMmRkwBU67Ri4eRGOwCI1a1sfFKlvuxEwxv lHtWovRbUoac+vLOOoZLpVvsNCi9Z9qGSKUrXiFqJA5H3HQtdpZwu8/rfnMbdwzI25T0 5w1RDHBK4rlZ5FpciGBoPihaKklMB1ziyTaG1E8ALl0IEA4oldbp/hXZ6rRLVKNukCzk wplg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=BYL/GMzjP6vuyqmTQ9/yPWf3BAncE5bqZIl7zP3juDM=; b=s+bT6ORkJ+2175jxQIpRQbl7CzdL4xHdEYmI9vGXb4/XNIk0BSG/X2VCJ0xJsGxOT9 MLb8DCZVN9qRtfJr2xI+dWFVEqtdNLKgaQqe2d4u6CzwS84r6GjfKbZia7NDiWMv08M2 vRe/8KCHLC4MmSnvUMV1lMafFK8oXOtpYUE+h0lxW607nb7IWXFzlAdUDaEJ8XTIM599 I9FopJiE0cJhS/cne8OHdOV5g9W4vPET2TrOJOldgfX2AFeVXetyuJdvij0poJcQNFG4 u492tp9D2a1f0eILBmaaBuK7V221Jvl0h/7L8cS1iiVhpIXSKXllRyEoxPsZ0wXJAsSl FGvg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=LULT6bBy; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id g10-20020a1709067c4a00b007aebd20575fsi3591223ejp.466.2022.11.18.20.12.46; Fri, 18 Nov 2022 20:13:09 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=LULT6bBy; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233521AbiKSEKb (ORCPT + 99 others); Fri, 18 Nov 2022 23:10:31 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:60864 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231789AbiKSEJt (ORCPT ); Fri, 18 Nov 2022 23:09:49 -0500 Received: from lelv0143.ext.ti.com (lelv0143.ext.ti.com [198.47.23.248]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id DC7E174A99; Fri, 18 Nov 2022 20:09:48 -0800 (PST) Received: from fllv0035.itg.ti.com ([10.64.41.0]) by lelv0143.ext.ti.com (8.15.2/8.15.2) with ESMTP id 2AJ49hCi028783; Fri, 18 Nov 2022 22:09:43 -0600 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1668830983; bh=BYL/GMzjP6vuyqmTQ9/yPWf3BAncE5bqZIl7zP3juDM=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=LULT6bBytXQOm59etv+OmG2/CZ5+iA+W9IUAaOMCrO2kb1hXi0K+d37ogjsUzUNoN 6YmW304Q9ajqVFEVECQibwJUC7eaHnrCcz7gg9/RbAdCwa8YZ9XXWC011gQ5TZWenB 89ZevVJkjNUIdzRQH5jOIalfcIbzfsqMgJNaaq7M= Received: from DFLE109.ent.ti.com (dfle109.ent.ti.com [10.64.6.30]) by fllv0035.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 2AJ49h3Z067740 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Fri, 18 Nov 2022 22:09:43 -0600 Received: from DFLE112.ent.ti.com (10.64.6.33) by DFLE109.ent.ti.com (10.64.6.30) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.16; Fri, 18 Nov 2022 22:09:43 -0600 Received: from fllv0040.itg.ti.com (10.64.41.20) by DFLE112.ent.ti.com (10.64.6.33) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.16 via Frontend Transport; Fri, 18 Nov 2022 22:09:43 -0600 Received: from localhost (ileaxei01-snat.itg.ti.com [10.180.69.5]) by fllv0040.itg.ti.com (8.15.2/8.15.2) with ESMTP id 2AJ49eBg118853; Fri, 18 Nov 2022 22:09:42 -0600 From: Matt Ranostay To: , , , , , , CC: , , Subject: [PATCH v6 7/8] arm64: dts: ti: k3-j721s2-main: Add PCIe device tree node Date: Fri, 18 Nov 2022 20:09:05 -0800 Message-ID: <20221119040906.9495-8-mranostay@ti.com> X-Mailer: git-send-email 2.38.GIT In-Reply-To: <20221119040906.9495-1-mranostay@ti.com> References: <20221119040906.9495-1-mranostay@ti.com> MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 X-Spam-Status: No, score=-4.4 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED, SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1749896333685016630?= X-GMAIL-MSGID: =?utf-8?q?1749896333685016630?= From: Aswath Govindraju Add PCIe device tree node (both RC and EP) for the single PCIe instance present in j721s2. Reviewed-by: Siddharth Vadapalli Signed-off-by: Aswath Govindraju Signed-off-by: Vignesh Raghavendra Signed-off-by: Matt Ranostay --- arch/arm64/boot/dts/ti/k3-j721s2-main.dtsi | 61 ++++++++++++++++++++++ 1 file changed, 61 insertions(+) diff --git a/arch/arm64/boot/dts/ti/k3-j721s2-main.dtsi b/arch/arm64/boot/dts/ti/k3-j721s2-main.dtsi index adbb172658b9..04294e25d587 100644 --- a/arch/arm64/boot/dts/ti/k3-j721s2-main.dtsi +++ b/arch/arm64/boot/dts/ti/k3-j721s2-main.dtsi @@ -841,6 +841,67 @@ serdes0: serdes@5060000 { }; }; + pcie1_rc: pcie@2910000 { + compatible = "ti,j7200-pcie-host", "ti,j721e-pcie-host"; + reg = <0x00 0x02910000 0x00 0x1000>, + <0x00 0x02917000 0x00 0x400>, + <0x00 0x0d800000 0x00 0x00800000>, + <0x00 0x18000000 0x00 0x00001000>; + reg-names = "intd_cfg", "user_cfg", "reg", "cfg"; + interrupt-names = "link_state"; + interrupts = ; + device_type = "pci"; + ti,syscon-pcie-ctrl = <&scm_conf 0x074>; + max-link-speed = <3>; + num-lanes = <4>; + power-domains = <&k3_pds 276 TI_SCI_PD_EXCLUSIVE>; + clocks = <&k3_clks 276 41>; + clock-names = "fck"; + #address-cells = <3>; + #size-cells = <2>; + bus-range = <0x0 0xff>; + vendor-id = <0x104c>; + device-id = <0xb013>; + msi-map = <0x0 &gic_its 0x0 0x10000>; + dma-coherent; + ranges = <0x01000000 0x0 0x18001000 0x00 0x18001000 0x0 0x0010000>, + <0x02000000 0x0 0x18011000 0x00 0x18011000 0x0 0x7fef000>; + dma-ranges = <0x02000000 0x0 0x0 0x0 0x0 0x10000 0x0>; + #interrupt-cells = <1>; + interrupt-map-mask = <0 0 0 7>; + interrupt-map = <0 0 0 1 &pcie1_intc 0>, /* INT A */ + <0 0 0 2 &pcie1_intc 0>, /* INT B */ + <0 0 0 3 &pcie1_intc 0>, /* INT C */ + <0 0 0 4 &pcie1_intc 0>; /* INT D */ + + pcie1_intc: interrupt-controller { + interrupt-controller; + #interrupt-cells = <1>; + interrupt-parent = <&gic500>; + interrupts = ; + }; + }; + + pcie1_ep: pcie-ep@2910000 { + compatible = "ti,j7200-pcie-ep", "ti,j721e-pcie-ep"; + reg = <0x00 0x02910000 0x00 0x1000>, + <0x00 0x02917000 0x00 0x400>, + <0x00 0x0d800000 0x00 0x00800000>, + <0x00 0x18000000 0x00 0x08000000>; + reg-names = "intd_cfg", "user_cfg", "reg", "mem"; + interrupt-names = "link_state"; + interrupts = ; + ti,syscon-pcie-ctrl = <&scm_conf 0x074>; + max-link-speed = <3>; + num-lanes = <4>; + power-domains = <&k3_pds 276 TI_SCI_PD_EXCLUSIVE>; + clocks = <&k3_clks 276 41>; + clock-names = "fck"; + max-functions = /bits/ 8 <6>; + max-virtual-functions = /bits/ 8 <4 4 4 4 0 0>; + dma-coherent; + }; + main_mcan0: can@2701000 { compatible = "bosch,m_can"; reg = <0x00 0x02701000 0x00 0x200>,