From patchwork Sat Nov 19 04:09:03 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Matt Ranostay X-Patchwork-Id: 23214 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:adf:f944:0:0:0:0:0 with SMTP id q4csp549304wrr; Fri, 18 Nov 2022 20:14:10 -0800 (PST) X-Google-Smtp-Source: AA0mqf4HakVSVP7ED04epRoF/mt0cymuV+SVmjO5DWLuGBIGeFoRT/BijzT/SW8vCH+x6Yp6OryI X-Received: by 2002:a05:6402:1045:b0:461:68e1:ced5 with SMTP id e5-20020a056402104500b0046168e1ced5mr8865472edu.142.1668831250723; Fri, 18 Nov 2022 20:14:10 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1668831250; cv=none; d=google.com; s=arc-20160816; b=wemAtu0znOLcOqY4NHtZLO+xcLJxaMIdzh9vToayzuU2OfM4CHhnlmiO17RbXmRbMK B+EZcrbpRGkqz1ZPUnW6Vhvfhv9KPXdL2F9106KxXMyd/01ox7NSr1RrQfbDBR3VpCRn Fbd7Krh3Get0EccTF35cX0WPvDqpuDexyItDsaOPN9Lhf3/ZBdOoeSzkowFVf74wFOVp sg8Wy6WqKeIPST61+V2fBUR0KAWldMTKiGSjgK/Ik+aTpNtMgjE7UPcCBtkOrJQk2CpJ eJ67ZQFEDFHs4iryRg+UgjcOvf/BAaKlLsQlCQFyTx9NCFM7AffYfAIXyk1s0R1LujLu LGDw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=ac4Z8P3rBXZkZq+HC3t7a6d1XGYyHS+dBSY/4gN4278=; b=OR0xC8nDFH37mneO9WDlR+wc6zz1whfzVzfRFGq42wbR7X+ilp/GtbW4nBTcbfbvDq 0mB5/u21fPRtb33DAyXosJRp0LGjyjz0dPV+kJkNDgBiVWgKFcPPt+GK8lSaq4k467YZ 7y5uJtSx2U/bnQHwnyE/NQpXMaUu4jsaM255k0Af5VEWIF/EX0t3OhxUWcxCWx+of/21 LcXoWC2dLX70wbAHkDx2UZEAZ3g3R2kgExIXl11jb9JN4thiNv7nniFYQwCorazcmDel ANa/T9HeUnynRRJZfiMjmrRkfo3CHk+cMEWNKhZN5OwfoZk2nHL8Roo7o7O1GYfJWCHP hNVQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=KyfGr6Ou; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id d42-20020a056402402a00b0045cf3759408si4376226eda.49.2022.11.18.20.13.47; Fri, 18 Nov 2022 20:14:10 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=KyfGr6Ou; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233069AbiKSEKP (ORCPT + 99 others); Fri, 18 Nov 2022 23:10:15 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:60798 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230198AbiKSEJn (ORCPT ); Fri, 18 Nov 2022 23:09:43 -0500 Received: from fllv0016.ext.ti.com (fllv0016.ext.ti.com [198.47.19.142]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id B5A347119A; Fri, 18 Nov 2022 20:09:42 -0800 (PST) Received: from lelv0266.itg.ti.com ([10.180.67.225]) by fllv0016.ext.ti.com (8.15.2/8.15.2) with ESMTP id 2AJ49Yt3042833; Fri, 18 Nov 2022 22:09:34 -0600 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1668830974; bh=ac4Z8P3rBXZkZq+HC3t7a6d1XGYyHS+dBSY/4gN4278=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=KyfGr6OugEZzF89WChSzlFXfwyzvGVeRQzzEhnPFwDBJaM03V8RJyvLHRN5V8BQjQ 75Hp0bnKGz3IvSD6DgTHB80JFvOvNQ3tzdZIRY6LKgEwLbdU8zlb0cu7jBARzqY8vS h70cAyGOdZoykRE32OQW4dj7VIaZ9wcfcKBaaErQ= Received: from DFLE100.ent.ti.com (dfle100.ent.ti.com [10.64.6.21]) by lelv0266.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 2AJ49YMc002157 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Fri, 18 Nov 2022 22:09:34 -0600 Received: from DFLE110.ent.ti.com (10.64.6.31) by DFLE100.ent.ti.com (10.64.6.21) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.16; Fri, 18 Nov 2022 22:09:33 -0600 Received: from fllv0040.itg.ti.com (10.64.41.20) by DFLE110.ent.ti.com (10.64.6.31) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.16 via Frontend Transport; Fri, 18 Nov 2022 22:09:33 -0600 Received: from localhost (ileaxei01-snat2.itg.ti.com [10.180.69.6]) by fllv0040.itg.ti.com (8.15.2/8.15.2) with ESMTP id 2AJ49Ut3118793; Fri, 18 Nov 2022 22:09:32 -0600 From: Matt Ranostay To: , , , , , , CC: , , Subject: [PATCH v6 5/8] arm64: dts: ti: k3-j721s2-common-proc-board: Add USB support Date: Fri, 18 Nov 2022 20:09:03 -0800 Message-ID: <20221119040906.9495-6-mranostay@ti.com> X-Mailer: git-send-email 2.38.GIT In-Reply-To: <20221119040906.9495-1-mranostay@ti.com> References: <20221119040906.9495-1-mranostay@ti.com> MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 X-Spam-Status: No, score=-4.4 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED, SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1749896397752278678?= X-GMAIL-MSGID: =?utf-8?q?1749896397752278678?= From: Aswath Govindraju The board uses lane 1 of SERDES for USB. Set the mux accordingly. The USB controller and EVM supports super-speed for USB0 on the Type-C port. However, the SERDES has a limitation that upto 2 protocols can be used at a time. The SERDES is wired for PCIe, eDP and USB super-speed. It has been chosen to use PCIe and eDP as default. So restrict USB0 to high-speed mode. Reviewed-by: Ravi Gunasekaran Signed-off-by: Aswath Govindraju Signed-off-by: Matt Ranostay --- .../dts/ti/k3-j721s2-common-proc-board.dts | 22 +++++++++++++++++++ 1 file changed, 22 insertions(+) diff --git a/arch/arm64/boot/dts/ti/k3-j721s2-common-proc-board.dts b/arch/arm64/boot/dts/ti/k3-j721s2-common-proc-board.dts index c3a397484c70..c787d46f89de 100644 --- a/arch/arm64/boot/dts/ti/k3-j721s2-common-proc-board.dts +++ b/arch/arm64/boot/dts/ti/k3-j721s2-common-proc-board.dts @@ -147,6 +147,12 @@ vdd_sd_dv_pins_default: vdd-sd-dv-pins-default { J721S2_IOPAD(0x020, PIN_INPUT, 7) /* (AA23) MCAN15_RX.GPIO0_8 */ >; }; + + main_usbss0_pins_default: main-usbss0-pins-default { + pinctrl-single,pins = < + J721S2_IOPAD(0x0ec, PIN_OUTPUT, 6) /* (AG25) TIMER_IO1.USB0_DRVVBUS */ + >; + }; }; &wkup_pmx0 { @@ -318,6 +324,22 @@ serdes0_pcie_link: phy@0 { }; }; +&usb_serdes_mux { + idle-states = <1>; /* USB0 to SERDES lane 1 */ +}; + +&usbss0 { + pinctrl-0 = <&main_usbss0_pins_default>; + pinctrl-names = "default"; + ti,vbus-divider; + ti,usb2-only; +}; + +&usb0 { + dr_mode = "otg"; + maximum-speed = "high-speed"; +}; + &mcu_mcan0 { status = "okay"; pinctrl-names = "default";