From patchwork Thu Nov 10 10:28:34 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: =?utf-8?b?WXVuZmVpIERvbmcgKOiRo+S6kemjnik=?= X-Patchwork-Id: 18056 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a5d:6687:0:0:0:0:0 with SMTP id l7csp65622wru; Thu, 10 Nov 2022 02:36:55 -0800 (PST) X-Google-Smtp-Source: AMsMyM620Jp7+iPUuIaChbI16Ct+YmnOXYbf8MS75Ghbopbazwmm7XrVUz4KjaaRCa0Uawep3eL+ X-Received: by 2002:a17:90b:164d:b0:213:6a84:2529 with SMTP id il13-20020a17090b164d00b002136a842529mr67016561pjb.32.1668076615660; Thu, 10 Nov 2022 02:36:55 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1668076615; cv=none; d=google.com; s=arc-20160816; b=v4uY3zaqpiSvfYYb/BcOd4CQfb9WF46pk0nI7asvlVxlX55HwsaSrqL/BUvZknx+oR AP2gT5+x+Qz9rd8fPeo4ucMUQ+hyS+4fz6IvlcG6wk4qQsGQHBPKOFtmkEBNqYn1W4oP rUazoUXSMXgeCijXpRjaSR4X+s9mScOaEgH4W0AfveoGCTIArKHRxQRnQvvhiECIz8yd rtiCNmmcGnb823e1zF7z+vmDTdTIWLkDMjAYNyYe7NALBEiE/is1Dun6psE+Frh6ykU0 /1o0Uii7eL61jy8ZubG7Upkh+yL6tUKEejFpoGAvLkhIL6FrEZQ02zOcE+LFfPUl2oPv 7amg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=HqkJPympux788neVKo6gezW3XXH9EtJEN5xJj7k/X/8=; b=wkMbIuF0jXXP6cKr33X+87N4+XWR33Msv21sgFNuqb7zqsi/vTe1t513y0R01eTBbh Yb2Aql4Y7XmaX6cFyaiLzo5uCwR/jRdxPYB0Rdz1XacLeZ7z8hMN8Mnoc6AAVUZTsLqn 54TcjGc5m55S07cgKpX4qQj71iG2RaxugGA+1Cpn2JDgEm1y9BZBgSMwXVxBi8WouYHq VQBizVoyGDDvNK0WHuorHBFUNpggLpLq8qqoth434Ppu1K1i0dlVb1hNxDVB9Yt6+sBf AhakckQe/+BAFuHR2MmV3lr10HgxqpDn/BMYlviqpKayiahR2RmqsCvFPMfds2SwKob8 FzKA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@mediatek.com header.s=dk header.b=gGLl2wKk; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=mediatek.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id n2-20020a170902d2c200b0017a0e8713cesi23430638plc.452.2022.11.10.02.36.40; Thu, 10 Nov 2022 02:36:55 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@mediatek.com header.s=dk header.b=gGLl2wKk; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=mediatek.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230084AbiKJK3C (ORCPT + 99 others); Thu, 10 Nov 2022 05:29:02 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:56520 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229915AbiKJK25 (ORCPT ); Thu, 10 Nov 2022 05:28:57 -0500 Received: from mailgw02.mediatek.com (unknown [210.61.82.184]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 528D717597; Thu, 10 Nov 2022 02:28:56 -0800 (PST) X-UUID: 7a7447f8e655480c87afb969c20a1141-20221110 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Type:Content-Transfer-Encoding:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=HqkJPympux788neVKo6gezW3XXH9EtJEN5xJj7k/X/8=; b=gGLl2wKkFzuPbDAeqH5UDgwnWHMjEUxOVE/wbFUk0e+OMh/FIOeBM0iHgKshu8OvXahQqEVQYQLYtSfvRb297C6HxdPOxGr4AeClPlp1NQg+2YfnQiEKFAzR5e1pd0ZsqkZCBVTd1lxWliol3Kyuq6zQ4wm5cEEt4lCLSZQaPCE=; X-CID-P-RULE: Release_Ham X-CID-O-INFO: VERSION:1.1.12,REQID:7f457f67-4551-4138-bb2b-032acf819926,IP:0,U RL:0,TC:0,Content:-25,EDM:0,RT:0,SF:0,FILE:0,BULK:0,RULE:Release_Ham,ACTIO N:release,TS:-25 X-CID-META: VersionHash:62cd327,CLOUDID:bb692e5d-100c-4555-952b-a62c895efded,B ulkID:nil,BulkQuantity:0,Recheck:0,SF:102,TC:nil,Content:0,EDM:-3,IP:nil,U RL:0,File:nil,Bulk:nil,QS:nil,BEC:nil,COL:0 X-UUID: 7a7447f8e655480c87afb969c20a1141-20221110 Received: from mtkexhb01.mediatek.inc [(172.21.101.102)] by mailgw02.mediatek.com (envelope-from ) (Generic MTA with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 2012159869; Thu, 10 Nov 2022 18:28:53 +0800 Received: from mtkmbs11n1.mediatek.inc (172.21.101.185) by mtkmbs11n1.mediatek.inc (172.21.101.185) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.792.15; Thu, 10 Nov 2022 18:28:51 +0800 Received: from localhost.localdomain (10.17.3.154) by mtkmbs11n1.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.2.792.15 via Frontend Transport; Thu, 10 Nov 2022 18:28:50 +0800 From: Yunfei Dong To: Yunfei Dong , Rob Herring , Chen-Yu Tsai , Hans Verkuil , AngeloGioacchino Del Regno , Benjamin Gaignard , Tiffany Lin CC: Mauro Carvalho Chehab , Matthias Brugger , Hsin-Yi Wang , Daniel Vetter , Steve Cho , , , , , , Subject: [PATCH v2,3/3] arm64: dts: mt8195: Add video decoder node Date: Thu, 10 Nov 2022 18:28:34 +0800 Message-ID: <20221110102834.8946-3-yunfei.dong@mediatek.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20221110102834.8946-1-yunfei.dong@mediatek.com> References: <20221110102834.8946-1-yunfei.dong@mediatek.com> MIME-Version: 1.0 X-MTK: N X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_MSPIKE_H2,SPF_HELO_PASS, SPF_PASS,UNPARSEABLE_RELAY autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1749105104881946059?= X-GMAIL-MSGID: =?utf-8?q?1749105104881946059?= Add video decoder node to mt8195 device tree. Signed-off-by: Yunfei Dong --- Compared with v1: - add description in yaml, and remove /* ... */ for each reg. --- arch/arm64/boot/dts/mediatek/mt8195.dtsi | 63 ++++++++++++++++++++++++ 1 file changed, 63 insertions(+) diff --git a/arch/arm64/boot/dts/mediatek/mt8195.dtsi b/arch/arm64/boot/dts/mediatek/mt8195.dtsi index 905d1a90b406..3ef7eef02415 100644 --- a/arch/arm64/boot/dts/mediatek/mt8195.dtsi +++ b/arch/arm64/boot/dts/mediatek/mt8195.dtsi @@ -1874,6 +1874,69 @@ power-domains = <&spm MT8195_POWER_DOMAIN_CAM>; }; + video-codec@18000000 { + compatible = "mediatek,mt8195-vcodec-dec"; + mediatek,scp = <&scp>; + iommus = <&iommu_vdo M4U_PORT_L21_VDEC_MC_EXT>; + dma-ranges = <0x1 0x0 0x0 0x40000000 0x0 0xfff00000>; + #address-cells = <2>; + #size-cells = <2>; + reg = <0 0x18000000 0 0x1000>, + <0 0x18004000 0 0x1000>; + ranges = <0 0 0 0x18000000 0 0x26000>; + clocks = <&topckgen CLK_TOP_VDEC>, + <&topckgen CLK_TOP_UNIVPLL_D4>; + clock-names = "vdec-sel", "top"; + assigned-clocks = <&topckgen CLK_TOP_VDEC>; + assigned-clock-parents = <&topckgen CLK_TOP_UNIVPLL_D4>; + + vcodec-lat-soc@2000 { + compatible = "mediatek,mtk-vcodec-lat-soc"; + reg = <0 0x2000 0 0x800>; + iommus = <&iommu_vpp M4U_PORT_L23_VDEC_UFO_ENC_EXT>, + <&iommu_vpp M4U_PORT_L23_VDEC_RDMA_EXT>; + clocks = <&vdecsys_soc CLK_VDEC_SOC_VDEC>, + <&vdecsys_soc CLK_VDEC_SOC_LAT>; + clock-names = "vdec-soc-vdec", "vdec-soc-lat"; + power-domains = <&spm MT8195_POWER_DOMAIN_VDEC0>; + }; + + vcodec-lat@10000 { + compatible = "mediatek,mtk-vcodec-lat"; + reg = <0 0x10000 0 0x800>; + interrupts = ; + iommus = <&iommu_vdo M4U_PORT_L24_VDEC_LAT0_VLD_EXT>, + <&iommu_vdo M4U_PORT_L24_VDEC_LAT0_VLD2_EXT>, + <&iommu_vdo M4U_PORT_L24_VDEC_LAT0_AVC_MC_EXT>, + <&iommu_vdo M4U_PORT_L24_VDEC_LAT0_PRED_RD_EXT>, + <&iommu_vdo M4U_PORT_L24_VDEC_LAT0_TILE_EXT>, + <&iommu_vdo M4U_PORT_L24_VDEC_LAT0_WDMA_EXT>; + clocks = <&vdecsys_soc CLK_VDEC_SOC_VDEC>, + <&vdecsys_soc CLK_VDEC_SOC_LAT>; + clock-names = "vdec-soc-vdec", "vdec-soc-lat"; + power-domains = <&spm MT8195_POWER_DOMAIN_VDEC0>; + }; + + vcodec-core@25000 { + compatible = "mediatek,mtk-vcodec-core"; + reg = <0 0x25000 0 0x1000>; + interrupts = ; + iommus = <&iommu_vdo M4U_PORT_L21_VDEC_MC_EXT>, + <&iommu_vdo M4U_PORT_L21_VDEC_UFO_EXT>, + <&iommu_vdo M4U_PORT_L21_VDEC_PP_EXT>, + <&iommu_vdo M4U_PORT_L21_VDEC_PRED_RD_EXT>, + <&iommu_vdo M4U_PORT_L21_VDEC_PRED_WR_EXT>, + <&iommu_vdo M4U_PORT_L21_VDEC_PPWRAP_EXT>, + <&iommu_vdo M4U_PORT_L21_VDEC_TILE_EXT>, + <&iommu_vdo M4U_PORT_L21_VDEC_VLD_EXT>, + <&iommu_vdo M4U_PORT_L21_VDEC_VLD2_EXT>, + <&iommu_vdo M4U_PORT_L21_VDEC_AVC_MV_EXT>; + clocks = <&vdecsys CLK_VDEC_VDEC>, <&vdecsys CLK_VDEC_LAT>; + clock-names = "vdec-vdec", "vdec-lat"; + power-domains = <&spm MT8195_POWER_DOMAIN_VDEC1>; + }; + }; + larb24: larb@1800d000 { compatible = "mediatek,mt8195-smi-larb"; reg = <0 0x1800d000 0 0x1000>;