From patchwork Wed Nov 9 11:12:30 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Konrad Dybcio X-Patchwork-Id: 17485 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a5d:6687:0:0:0:0:0 with SMTP id l7csp274020wru; Wed, 9 Nov 2022 03:15:11 -0800 (PST) X-Google-Smtp-Source: AMsMyM7bfgtTeBEwk0tsOctG7h2WXyHDDF/9gueF3S+vVO30EkXiFdUO82ej184f2dxqQN4dZ7BL X-Received: by 2002:a05:6402:1619:b0:462:b059:9655 with SMTP id f25-20020a056402161900b00462b0599655mr58418197edv.316.1667992511669; Wed, 09 Nov 2022 03:15:11 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1667992511; cv=none; d=google.com; s=arc-20160816; b=kYaejq10HQyrXX0VSMpphStF98YMIpDMLhAQEtdkKMiWOv0mkGALw386CqVkJLwfzG qTtKTKXOPbJjhjpIIkskLcw44uA829zuMQ/gcxFdLxyD2jgsgVvqQyb8nPebiJPswX/H 7q+fINFzmO+3btcD7fAWcF3eJCqq1pA5/hzHuhQZkdYwdQTbc8Ngt0VP2kg2EY39Mkoe WcObY0J+WXm8QTR1xqHQOstsDVGMSeIkjNetIvJfDPxrisXsEB1Cr6ien600xXY37yEa 15/sTB/SO4h8/ioO3bBM7/sDL94p2+7ILT8M9lTj4MgJ4eI46T7kkpa6mNwkNEG4IY+B cvbw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=Kkk0BVciICMQdiXq3b4b24zIaTChjtWtKsRDR0Xn5SM=; b=JMXCwf6JMdmSQQMuhEodxN+xT1dRUkHDM56bMSwXfEb5n/TtPua0xKla046fz/jqMA DnwXVYDPwkdz2X/CBTrj17pg5lDULcA9LG2V6RonBA9+U9tMeNT92g7eQeOrtHAsnsSh RGMrv2RxV+u3DZp1f7ITj20fE/dIQnBiNjQnxtaRDxtGaV8kF8mPcd55PR/7Lf2CCPQq IongANttHWW6YKdQ4j4Mp0WMTrX0V3WUk5jqoBA76QwnmjxnOtHq06muS0QhvUnEWmb6 6voZvj1uR5BqG0QaE6sQnS8W0Gimi5AdcfbV6ZNgSxZ09XwkFHv8mFzoygJWt3EjODnZ mLuA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=norvNgsU; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id p4-20020a17090628c400b0078d4811335dsi12530404ejd.194.2022.11.09.03.14.47; Wed, 09 Nov 2022 03:15:11 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=norvNgsU; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230239AbiKILNH (ORCPT + 99 others); Wed, 9 Nov 2022 06:13:07 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:57960 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230038AbiKILMz (ORCPT ); Wed, 9 Nov 2022 06:12:55 -0500 Received: from mail-ej1-x62e.google.com (mail-ej1-x62e.google.com [IPv6:2a00:1450:4864:20::62e]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id A66F02935F for ; Wed, 9 Nov 2022 03:12:51 -0800 (PST) Received: by mail-ej1-x62e.google.com with SMTP id q9so45868221ejd.0 for ; Wed, 09 Nov 2022 03:12:51 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=Kkk0BVciICMQdiXq3b4b24zIaTChjtWtKsRDR0Xn5SM=; b=norvNgsUlGEgHcxU7ydnTLIbBTUSbHiTkGUDaternIhcBTffi/H/rw6k8Uv9eBCVsK 5qFimzdcfX+zJpfVz2+MzyCWfL2uO8Lkh1dAo3U0QFnTQdE3ELOlO6RuU6qgZ/7nZfIA RvMZK/vwayUgTzH43yT1Y9x67FMgM9UJpJyaNF8Jca1iuzjPcg9YxVBmXqcKxzROW1nF Ia91fPmDpStwRbdNp1v6dMnP5L0jAQ32wssNoCBU32PHFYwJMZRaD/pDYmVitlsVOjUK 2wIQxt6lFWZwKiejN6TRpcyOJGOuUtr+Woo5i83jWPiEjt21yZCR+MmHWKHqTCSDN6S8 lHMA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=Kkk0BVciICMQdiXq3b4b24zIaTChjtWtKsRDR0Xn5SM=; b=CLPRvr1PF6ILh75ubKk/FtnwH4/QtKyNmcOa8KjfQO3j/ZzFyJYeaZ7Xbrz+sO1413 ar/C3inVOEtOxU2TxcyXSwZVYLHtJRWu6NnfbrKkatdwmL0RaY/L/ebdMR7lg4XQsOKV O/pls/SaAyt1iWEGoxE9pCb5zyY1CHjIPyiqBQrPvyrvzcuwV4jG920yQife9fukG5BI RuPLBcH6+8P1uqP0Yf+FznG5lUUaz3vAIBDNcCHLnxvGF5NyHBJ+o57nxAJuzplfWBnz 3Hn2YZpxjoVuFFsJ71cxz2ENCQYRwD5H/LNvPE1+d+/JKFOLAbnCO1hENiNAL3Whl4/4 lN2g== X-Gm-Message-State: ACrzQf2fMhZbzEeNMSqWXldr1faP36cqfLgkxGVkdKKFYJZtfiNZBtRW KIV64hEFZxKBhF4TdG/bEoP+342U6N7OBusb X-Received: by 2002:a17:907:d91:b0:7ad:e178:9fe5 with SMTP id go17-20020a1709070d9100b007ade1789fe5mr45807242ejc.476.1667992370275; Wed, 09 Nov 2022 03:12:50 -0800 (PST) Received: from localhost.localdomain ([194.29.137.22]) by smtp.gmail.com with ESMTPSA id k8-20020a1709062a4800b007ad9c826d75sm5825899eje.61.2022.11.09.03.12.49 (version=TLS1_3 cipher=TLS_CHACHA20_POLY1305_SHA256 bits=256/256); Wed, 09 Nov 2022 03:12:49 -0800 (PST) From: Konrad Dybcio To: linux-arm-msm@vger.kernel.org, andersson@kernel.org, agross@kernel.org, krzysztof.kozlowski@linaro.org Cc: patches@linaro.org, Konrad Dybcio , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH 05/10] arm64: dts: qcom: sm6375: Add pin configs for some QUP configurations Date: Wed, 9 Nov 2022 12:12:30 +0100 Message-Id: <20221109111236.46003-6-konrad.dybcio@linaro.org> X-Mailer: git-send-email 2.32.0 (Apple Git-132) In-Reply-To: <20221109111236.46003-1-konrad.dybcio@linaro.org> References: <20221109111236.46003-1-konrad.dybcio@linaro.org> MIME-Version: 1.0 X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE, SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1749016915980082275?= X-GMAIL-MSGID: =?utf-8?q?1749016915980082275?= Add the pin setup for SPI/I2C configurations that are supported downstream. I can guesstimate the correct settings for other buses, but: - I have no hardware to test it on - Some QUPs are straight up missing pin funcs in TLMM - Vendors probably didn't really care and used whatever was there in the reference design and BSP - should any other be used, they can be configured at a later time Signed-off-by: Konrad Dybcio Acked-by: Krzysztof Kozlowski --- arch/arm64/boot/dts/qcom/sm6375.dtsi | 43 ++++++++++++++++++++++++++++ 1 file changed, 43 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/sm6375.dtsi b/arch/arm64/boot/dts/qcom/sm6375.dtsi index 62a64dd731a0..952156891476 100644 --- a/arch/arm64/boot/dts/qcom/sm6375.dtsi +++ b/arch/arm64/boot/dts/qcom/sm6375.dtsi @@ -519,6 +519,49 @@ tlmm: pinctrl@500000 { gpio-controller; #interrupt-cells = <2>; #gpio-cells = <2>; + + qup_i2c0_default: qup-i2c0-default-state { + pins = "gpio0", "gpio1"; + function = "qup00"; + drive-strength = <2>; + bias-pull-up; + }; + + qup_i2c1_default: qup-i2c1-default-state { + pins = "gpio61", "gpio62"; + function = "qup01"; + drive-strength = <2>; + bias-pull-up; + }; + + qup_i2c2_default: qup-i2c2-default-state { + pins = "gpio45", "gpio46"; + function = "qup02"; + drive-strength = <2>; + bias-pull-up; + }; + + qup_i2c8_default: qup-i2c8-default-state { + pins = "gpio19", "gpio20"; + /* TLMM, GCC and vendor DT all have different indices.. */ + function = "qup12"; + drive-strength = <2>; + bias-pull-up; + }; + + qup_i2c10_default: qup-i2c10-default-state { + pins = "gpio4", "gpio5"; + function = "qup10"; + drive-strength = <2>; + bias-pull-up; + }; + + qup_spi0_default: qup-spi0-default-state { + pins = "gpio0", "gpio1", "gpio2", "gpio3"; + function = "qup00"; + drive-strength = <6>; + bias-disable; + }; }; gcc: clock-controller@1400000 {