From patchwork Wed Nov 9 01:58:18 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jiucheng Xu X-Patchwork-Id: 17310 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a5d:6687:0:0:0:0:0 with SMTP id l7csp92785wru; Tue, 8 Nov 2022 18:16:11 -0800 (PST) X-Google-Smtp-Source: AMsMyM45Sb+mzaFfmj6uvQR3B9XRCDxv/tYIEt1Z1GXsKHOp11kK8DZ0Vv2+0nTn9BmcHP2N1mfD X-Received: by 2002:a05:6a00:24c3:b0:56c:dd9c:dab4 with SMTP id d3-20020a056a0024c300b0056cdd9cdab4mr58704983pfv.36.1667960170844; Tue, 08 Nov 2022 18:16:10 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1667960170; cv=none; d=google.com; s=arc-20160816; b=GeMNQ9FVTz6BULZE7iIU2403EKj4YlryhhPXO6PSIMy5X2nXhV009+wePs/zcHwSHn xLbTdas7Q4vaUsWt12B7nb6DHF2zSBhyCGYmMgR3omWOQmtpQhuFwSdRfQAYGi2YyGa3 AEwejfS7NpRF9oFAL2kYQuoTEXzxOmaw6/71TKqbsvVYvcZE+bnxjBuEIQyVoggCEB2R D/QrBmtFcnzeJ3FnqKTSjfLs5qUR4GG3FDH2IyINvOM05OvKGAF1pKV6zYuGhOUf/EKt u3yjuDYlDodIbjBFD+sTXTqU2KMBk+oiS1BQd5ejHFyRXI79PLDiH+gubERM0H+AgPj8 6T/A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=wnnpjIAe3CTdokzjx7RyHLdEQMJfUJFGYHS2AOVHs1o=; b=UW8ky6U0WqyTYHYcJO0maMhw/A03AYGRJ+VjnQePqPSjXzzbAU4DGf17piXW+ZN5DO /HTY0g5oS3NVniC2bXVzr8yM1ba4hNSjzPXGuSX678q+vx1oJQGMkcZB0INso611PwOc zXPN58glsUAYYV3OdxiBB5JKn18hZURHF4bm3CISkMqYfSxkEjrGvBrhko/wiP4ojB5/ MOZJjgC8eFhlkJqvOwb8T6UQGZ+6tJvBxDsWP9QiMX3AHvaJ0HZQlYRx6VjXV200CUi6 Dwq+yXxv/kmjTb2u+FeBr3ZRsqKw/RR+YvIWRmHZe27ZxN0EPnV9xVqlpyURlpnOHaz0 Mp9w== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id g13-20020a056a001a0d00b005627d896458si17435994pfv.142.2022.11.08.18.15.57; Tue, 08 Nov 2022 18:16:10 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229936AbiKICOp (ORCPT + 99 others); Tue, 8 Nov 2022 21:14:45 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:49814 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229868AbiKICOh (ORCPT ); Tue, 8 Nov 2022 21:14:37 -0500 Received: from mail-sh.amlogic.com (mail-sh.amlogic.com [58.32.228.43]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id AB76BE0EB; Tue, 8 Nov 2022 18:13:46 -0800 (PST) Received: from droid01-xa.amlogic.com (10.88.11.200) by mail-sh.amlogic.com (10.18.11.5) with Microsoft SMTP Server id 15.1.2507.13; Wed, 9 Nov 2022 09:58:33 +0800 From: Jiucheng Xu To: , , , CC: Rob Herring , Krzysztof Kozlowski , Will Deacon , Mark Rutland , Neil Armstrong , Kevin Hilman , Jerome Brunet , Martin Blumenstingl , Chris Healy , Jianxin Pan , Kelvin Zhang , Jiucheng Xu Subject: [PATCH v9 4/4] arm64: dts: meson: Add DDR PMU node Date: Wed, 9 Nov 2022 09:58:18 +0800 Message-ID: <20221109015818.194927-4-jiucheng.xu@amlogic.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20221109015818.194927-1-jiucheng.xu@amlogic.com> References: <20221109015818.194927-1-jiucheng.xu@amlogic.com> MIME-Version: 1.0 X-Originating-IP: [10.88.11.200] X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00,SPF_HELO_NONE, SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1748983004023580685?= X-GMAIL-MSGID: =?utf-8?q?1748983004023580685?= Add DDR PMU device node for G12 series SoC Signed-off-by: Jiucheng Xu Reviewed-by: Neil Armstrong --- Changes v8 -> v9: - No change Changes v7 -> v8: - No change Changes v6 -> v7: - No change Changes v5 -> v6: - No change Changes v4 -> v5: - Split reg into two items - Alphabet order location Changes v3 -> v4: - No change Changes v2 -> v3: - No change Changes v1 -> v2: - Remove model, dmc_nr, chann_nr properties - Add g12a-ddr-pmu, g12b-ddr-pmu, sm1-ddr-pmu compatibles as identifier --- arch/arm64/boot/dts/amlogic/meson-g12-common.dtsi | 6 ++++++ arch/arm64/boot/dts/amlogic/meson-g12a.dtsi | 4 ++++ arch/arm64/boot/dts/amlogic/meson-g12b.dtsi | 4 ++++ arch/arm64/boot/dts/amlogic/meson-sm1.dtsi | 4 ++++ 4 files changed, 18 insertions(+) diff --git a/arch/arm64/boot/dts/amlogic/meson-g12-common.dtsi b/arch/arm64/boot/dts/amlogic/meson-g12-common.dtsi index 45947c1031c4..9dbd50820b1c 100644 --- a/arch/arm64/boot/dts/amlogic/meson-g12-common.dtsi +++ b/arch/arm64/boot/dts/amlogic/meson-g12-common.dtsi @@ -1705,6 +1705,12 @@ internal_ephy: ethernet_phy@8 { }; }; + pmu: pmu@ff638000 { + reg = <0x0 0xff638000 0x0 0x100>, + <0x0 0xff638c00 0x0 0x100>; + interrupts = ; + }; + aobus: bus@ff800000 { compatible = "simple-bus"; reg = <0x0 0xff800000 0x0 0x100000>; diff --git a/arch/arm64/boot/dts/amlogic/meson-g12a.dtsi b/arch/arm64/boot/dts/amlogic/meson-g12a.dtsi index fb0ab27d1f64..0e8b57283f31 100644 --- a/arch/arm64/boot/dts/amlogic/meson-g12a.dtsi +++ b/arch/arm64/boot/dts/amlogic/meson-g12a.dtsi @@ -133,3 +133,7 @@ map1 { }; }; }; + +&pmu { + compatible = "amlogic,g12a-ddr-pmu"; +}; diff --git a/arch/arm64/boot/dts/amlogic/meson-g12b.dtsi b/arch/arm64/boot/dts/amlogic/meson-g12b.dtsi index ee8fcae9f9f0..18791ef51f58 100644 --- a/arch/arm64/boot/dts/amlogic/meson-g12b.dtsi +++ b/arch/arm64/boot/dts/amlogic/meson-g12b.dtsi @@ -139,3 +139,7 @@ map1 { &mali { dma-coherent; }; + +&pmu { + compatible = "amlogic,g12b-ddr-pmu"; +}; diff --git a/arch/arm64/boot/dts/amlogic/meson-sm1.dtsi b/arch/arm64/boot/dts/amlogic/meson-sm1.dtsi index 80737731af3f..c307b34ccd72 100644 --- a/arch/arm64/boot/dts/amlogic/meson-sm1.dtsi +++ b/arch/arm64/boot/dts/amlogic/meson-sm1.dtsi @@ -520,6 +520,10 @@ &pcie { power-domains = <&pwrc PWRC_SM1_PCIE_ID>; }; +&pmu { + compatible = "amlogic,sm1-ddr-pmu"; +}; + &pwrc { compatible = "amlogic,meson-sm1-pwrc"; };