From patchwork Wed Nov 9 01:58:17 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jiucheng Xu X-Patchwork-Id: 17309 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a5d:6687:0:0:0:0:0 with SMTP id l7csp92660wru; Tue, 8 Nov 2022 18:15:48 -0800 (PST) X-Google-Smtp-Source: AMsMyM7ggh5pN+QRETo/oNKl4dYhk/J4wNyxRM/phBGB6xFTFZipubjR0/LryaaFjJq8uPc62htF X-Received: by 2002:a17:902:b60e:b0:188:5e9a:bf6e with SMTP id b14-20020a170902b60e00b001885e9abf6emr28694724pls.96.1667960147731; Tue, 08 Nov 2022 18:15:47 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1667960147; cv=none; d=google.com; s=arc-20160816; b=CIBx5zHGWVVy/QaH/eEsUKhVmpPPSNn0XupZGntvILXVQoZGKv21BqLTsLRAsQPqxT 4MuS6rmHPi408s1CQXz27FfJ42Y0n3FyejBf96rw9NDrXbuDag4h48Bc3+2KWsX/OUos 5TUHowzHVydJRkk8pNPK9FPqHjTFxO2865aTdnZp4qDpQo2DbwQQZBIbP+bi5M8mw/r5 PT8rO91XTA8/YjKK+7YUlYWXZiX9ZNvPAQOp3nInpgK6BFm+5HUBeCaZjzWCrCiG1oXn HtfnB9kUtA1qfpDAE44/pJExZplaMMwPqh6G5KCAy3L24jB1MYl4QIaAwdaieLE7/sxL WQ5Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=5Ez4SSiAXbEVi+xDfAlmIXtad5TQG60tCk8mqJaKaOg=; b=Mf9eYepL2JMs8SxoOUerfALUPWP8opvh/N4qweCiCoo4I7IVtNYaiv6nhcwtEwDEgN EJNespt+naQzgeoBjUC1LLeBvXsVv4byUzCpnS43Tn2ihiMmt/FxpWW/w+2kUEOwZsPK foT8YUkb9cor1iLS6T9kvjnLAx3QnNFx2K3auiZXPy0qNMVpCHa3UWMVNPBloJZgZFUy DazHMkD/CTURK8fVCVpnj4TyzMbreZmLEExx9mdzOqQG0c8xSEOMQPZekHC7ROKdBTYQ YJFhtMtafuTxclaZELj80Zd2vSJZPy3Ho4xM2XXIEOXzlbi0jMIWWAXtGNjTVeoHothq ba0A== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id k63-20020a638442000000b00463f080c19esi15686295pgd.559.2022.11.08.18.15.34; Tue, 08 Nov 2022 18:15:47 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229910AbiKICOl (ORCPT + 99 others); Tue, 8 Nov 2022 21:14:41 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:49798 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229870AbiKICOh (ORCPT ); Tue, 8 Nov 2022 21:14:37 -0500 Received: from mail-sh.amlogic.com (mail-sh.amlogic.com [58.32.228.43]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 2435A9FD0; Tue, 8 Nov 2022 18:13:45 -0800 (PST) Received: from droid01-xa.amlogic.com (10.88.11.200) by mail-sh.amlogic.com (10.18.11.5) with Microsoft SMTP Server id 15.1.2507.13; Wed, 9 Nov 2022 09:58:32 +0800 From: Jiucheng Xu To: , , , CC: Rob Herring , Krzysztof Kozlowski , Will Deacon , Mark Rutland , Neil Armstrong , Kevin Hilman , Jerome Brunet , Martin Blumenstingl , Chris Healy , Jianxin Pan , Kelvin Zhang , Jiucheng Xu , Krzysztof Kozlowski Subject: [PATCH v9 3/4] dt-binding: perf: Add Amlogic DDR PMU Date: Wed, 9 Nov 2022 09:58:17 +0800 Message-ID: <20221109015818.194927-3-jiucheng.xu@amlogic.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20221109015818.194927-1-jiucheng.xu@amlogic.com> References: <20221109015818.194927-1-jiucheng.xu@amlogic.com> MIME-Version: 1.0 X-Originating-IP: [10.88.11.200] X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00,SPF_HELO_NONE, SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1748982979594637151?= X-GMAIL-MSGID: =?utf-8?q?1748982979594637151?= Add binding documentation for the Amlogic G12 series DDR performance monitor unit. Signed-off-by: Jiucheng Xu Reviewed-by: Krzysztof Kozlowski --- Changes v8 -> v9: - No change Changes v7 -> v8: - No change Changes v6 -> v7: - No change Changes v5 -> v6: - remove blank line Changes v4 -> v5: - Remove "items" in compatible since have only one item - Condense description of reg - Rename node - Split one reg into two reg items. - Binding go first Changes v3 -> v4: - Fix "$id: relative path/filename doesn't match actual path or filename" warning Changes v2 -> v3: - Remove oneOf - Add descriptions - Fix compiling warning Changes v1 -> v2: - Rename file, from aml_ddr_pmu.yaml to amlogic,g12_ddr_pmu.yaml - Delete "model", "dmc_nr", "chann_nr" new properties - Fix compiling error --- .../bindings/perf/amlogic,g12-ddr-pmu.yaml | 54 +++++++++++++++++++ MAINTAINERS | 1 + 2 files changed, 55 insertions(+) create mode 100644 Documentation/devicetree/bindings/perf/amlogic,g12-ddr-pmu.yaml diff --git a/Documentation/devicetree/bindings/perf/amlogic,g12-ddr-pmu.yaml b/Documentation/devicetree/bindings/perf/amlogic,g12-ddr-pmu.yaml new file mode 100644 index 000000000000..50f46a6898b1 --- /dev/null +++ b/Documentation/devicetree/bindings/perf/amlogic,g12-ddr-pmu.yaml @@ -0,0 +1,54 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/perf/amlogic,g12-ddr-pmu.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Amlogic G12 DDR performance monitor + +maintainers: + - Jiucheng Xu + +description: | + Amlogic G12 series SoC integrate DDR bandwidth monitor. + A timer is inside and can generate interrupt when timeout. + The bandwidth is counted in the timer ISR. Different platform + has different subset of event format attribute. + +properties: + compatible: + enum: + - amlogic,g12a-ddr-pmu + - amlogic,g12b-ddr-pmu + - amlogic,sm1-ddr-pmu + + reg: + items: + - description: DMC bandwidth register space. + - description: DMC PLL register space. + + interrupts: + items: + - description: The IRQ of the inside timer timeout. + +required: + - compatible + - reg + - interrupts + +additionalProperties: false + +examples: + - | + #include + pmu { + #address-cells=<2>; + #size-cells=<2>; + + pmu@ff638000 { + compatible = "amlogic,g12a-ddr-pmu"; + reg = <0x0 0xff638000 0x0 0x100>, + <0x0 0xff638c00 0x0 0x100>; + interrupts = ; + }; + }; diff --git a/MAINTAINERS b/MAINTAINERS index 5ed563368a48..b03e821a9e3c 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -1056,6 +1056,7 @@ L: linux-amlogic@lists.infradead.org S: Supported W: http://www.amlogic.com F: Documentation/admin-guide/perf/meson-ddr-pmu.rst +F: Documentation/devicetree/bindings/perf/amlogic,g12-ddr-pmu.yaml F: drivers/perf/amlogic/ F: include/soc/amlogic/