From patchwork Thu Nov 3 02:56:54 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Tinghan Shen X-Patchwork-Id: 14613 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a5d:6687:0:0:0:0:0 with SMTP id l7csp281010wru; Wed, 2 Nov 2022 19:57:35 -0700 (PDT) X-Google-Smtp-Source: AMsMyM7pVQM3XOnHE8fBW01w+UOstu3C4Gxv2JxvDZG9BMAbkTJWvLTJlhwOVbkSELOtcAOhTYin X-Received: by 2002:aa7:8502:0:b0:56c:349e:c18b with SMTP id v2-20020aa78502000000b0056c349ec18bmr28211075pfn.1.1667444254810; Wed, 02 Nov 2022 19:57:34 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1667444254; cv=none; d=google.com; s=arc-20160816; b=vy6ujsqkfcpfdDdVyeQDbDZrvK6CZAbsHYYw5EVvibOUPScoykoMK26Ew3xaA4BN3N mbBxcuQLkwN8DEQro3J0H6y+QGwDp9sGD7LApuEuj/f6hMUWy/badmMvTSBmzC0K88YO BHP4Dpp3H4E5YEFwTFm7iKm3L1x40qNHWKGlWQLCdoAYrgBCmoPPIgOKG3FWv+rd1o8F 9elYMLR/O3nnaWHhzDGIRSTxfMajk8pRW3IJiKhoSMM3LrgyMYnuXVWGB2Ea9sF5LY2m BY4rNmfXIcXSBi/akefKezQVYzErHsjgOqCg6pypXUmpfExlgZzWq9Xqd4RzaU95auvN 1voA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=NkXsbhZ1C8Ne8ug6E4tBFfkzINbKPN88lCCIn+4lczs=; b=sAMBUKWkWWzWDEym5Eb/dq+8hDJSS3rXcrxJN5JFw9zjKeNtx4O0EARNqM6gos2O2q uZlVzLC1i5Z7oey+otEcgEqQcFycADlqjnCXwRSu6ZcYLm22uD/pa6lybfUb9AFD0nA6 6GrMiCFsCWNNkiPgwfGAVsRvpYBmoeEUR4uf4c0ErVtnZRsbf+zCNrhjSbk2esgeZtFd UyfSPsYEwIBpTwwTYqQ9SaZSAEdhIamY1pjWb1Dg/RQN3uyTtWoOnsUUfySRXwf5MCuj mLstTTplnSFxvg8vf/4RwnSZYDbLGO3zyOelJNdeJhpq7CDGOuwIQhg2qetI2YjT9MEq p9tw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@mediatek.com header.s=dk header.b="NE//+U/Q"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=mediatek.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id n16-20020a6563d0000000b00451b094d74bsi17761422pgv.454.2022.11.02.19.57.21; Wed, 02 Nov 2022 19:57:34 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@mediatek.com header.s=dk header.b="NE//+U/Q"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=mediatek.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231316AbiKCC5N (ORCPT + 99 others); Wed, 2 Nov 2022 22:57:13 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:49796 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230075AbiKCC5K (ORCPT ); Wed, 2 Nov 2022 22:57:10 -0400 Received: from mailgw01.mediatek.com (unknown [60.244.123.138]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 7462D10B44; Wed, 2 Nov 2022 19:57:09 -0700 (PDT) X-UUID: 6e41587d680042cdb3791e03ed6babbb-20221103 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Type:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=NkXsbhZ1C8Ne8ug6E4tBFfkzINbKPN88lCCIn+4lczs=; b=NE//+U/QChOFkWDOxxJk5oZVrFhse6JqXusvzooqSiD+fmoYAFMZrUm/QYCs1bfE9S87R9QvVkhj8YS5KUHmHAOTA9VbFrWYcyW7Vh8mVwa7TyaSLPumNf+fDFvT1uMkHYOO/PYa6E+Ipy1HewM7SqcczaGvRMwccYfpp8p5a3w=; X-CID-P-RULE: Release_Ham X-CID-O-INFO: VERSION:1.1.12,REQID:f45f8761-9871-4fa2-aa2a-2c40b8ed8264,IP:0,U RL:0,TC:0,Content:-5,EDM:0,RT:0,SF:0,FILE:0,BULK:0,RULE:Release_Ham,ACTION :release,TS:-5 X-CID-META: VersionHash:62cd327,CLOUDID:9eee7581-3116-4fbc-b86b-83475c3df513,B ulkID:nil,BulkQuantity:0,Recheck:0,SF:102,TC:nil,Content:0,EDM:-3,IP:nil,U RL:11|1,File:nil,Bulk:nil,QS:nil,BEC:nil,COL:0 X-UUID: 6e41587d680042cdb3791e03ed6babbb-20221103 Received: from mtkexhb01.mediatek.inc [(172.21.101.102)] by mailgw01.mediatek.com (envelope-from ) (Generic MTA with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 1495823301; Thu, 03 Nov 2022 10:57:05 +0800 Received: from mtkmbs11n2.mediatek.inc (172.21.101.187) by mtkmbs10n2.mediatek.inc (172.21.101.183) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.792.3; Thu, 3 Nov 2022 10:57:04 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by mtkmbs11n2.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.2.792.15 via Frontend Transport; Thu, 3 Nov 2022 10:57:04 +0800 From: Tinghan Shen To: Ryder Lee , Jianjun Wang , Bjorn Helgaas , Rob Herring , Krzysztof Kozlowski , Matthias Brugger CC: , , , , , , TingHan Shen Subject: [PATCH v5 1/3] dt-bindings: PCI: mediatek-gen3: Support mt8195 Date: Thu, 3 Nov 2022 10:56:54 +0800 Message-ID: <20221103025656.8714-2-tinghan.shen@mediatek.com> X-Mailer: git-send-email 2.18.0 In-Reply-To: <20221103025656.8714-1-tinghan.shen@mediatek.com> References: <20221103025656.8714-1-tinghan.shen@mediatek.com> MIME-Version: 1.0 X-MTK: N X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_MSPIKE_H2,SPF_HELO_PASS, SPF_PASS,UNPARSEABLE_RELAY autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1748442026971065615?= X-GMAIL-MSGID: =?utf-8?q?1748442026971065615?= From: Jianjun Wang In order to support mt8195 pcie node, update the yaml to support new properties of iommu and power-domain, and update the reset-names property to allow only one 'mac' name. Signed-off-by: Jianjun Wang Signed-off-by: TingHan Shen Reviewed-by: AngeloGioacchino Del Regno Reviewed-by: Rob Herring --- .../devicetree/bindings/pci/mediatek-pcie-gen3.yaml | 13 +++++++++++-- 1 file changed, 11 insertions(+), 2 deletions(-) diff --git a/Documentation/devicetree/bindings/pci/mediatek-pcie-gen3.yaml b/Documentation/devicetree/bindings/pci/mediatek-pcie-gen3.yaml index c00be39af64e..bc90f0ec7bd9 100644 --- a/Documentation/devicetree/bindings/pci/mediatek-pcie-gen3.yaml +++ b/Documentation/devicetree/bindings/pci/mediatek-pcie-gen3.yaml @@ -70,15 +70,21 @@ properties: minItems: 1 maxItems: 8 + iommu-map: + maxItems: 1 + + iommu-map-mask: + const: 0 + resets: minItems: 1 maxItems: 2 reset-names: minItems: 1 + maxItems: 2 items: - - const: phy - - const: mac + enum: [ phy, mac ] clocks: maxItems: 6 @@ -107,6 +113,9 @@ properties: items: - const: pcie-phy + power-domains: + maxItems: 1 + '#interrupt-cells': const: 1