From patchwork Tue Nov 1 21:57:56 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Andrew Davis X-Patchwork-Id: 13906 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a5d:6687:0:0:0:0:0 with SMTP id l7csp3231193wru; Tue, 1 Nov 2022 15:00:01 -0700 (PDT) X-Google-Smtp-Source: AMsMyM6kBiHoCKRWaKmAnaKw6sJLd9aYBKz1506fNO6ITfYdm8WNdpUA5BKp3E4cUVX//ZLHrJcw X-Received: by 2002:aa7:9421:0:b0:56b:b2a8:6822 with SMTP id y1-20020aa79421000000b0056bb2a86822mr21552920pfo.86.1667340001627; Tue, 01 Nov 2022 15:00:01 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1667340001; cv=none; d=google.com; s=arc-20160816; b=aG0mJeHgOrrtg/0rEBZRAizt7mEGpfeWrrF9MUr1Gf2h3Z96Q56aJxAFGJyVrloDAe OhtU1+xgPRPiQlALbNx2KZSeXpsfkOD3J5vCHHWdXeMmvI9sOVXT0/Lcbm5FAX+wJXoD XqEzMus+l2pzNl2T9YRJE4Lqt+aazYTWwpdI2XhGdvE57P4vgO2akHnIZLjPw8GsoS7J WJwLEgqcvluty6JQ59SxA/BCXaKLw82IUIEhbkltaotLwCAr9ZT6e1M1o9BGutUhNBEC /qzlMfK/UCE1OXRrZ34/+X7iP4nWXYt/DV9u8Ed7zx5HNKycBfibqSOGiMYM3jvHeG42 azgA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=ddqZDV3FJMUZFdWZvWshIsmQROUH4N1pUkz1Jj/sBKg=; b=MyXP4/IuMpRJ2SWeyLCQYjfFsDWMAZymAwe0idBBxIt/uOz6Cy0mzfOLfH5yD8PeAj HUoFtlnhk/HOowtFOKFRowM5QjigJx5rwja0qz5Zw2y0k+GLZFeQjBKirGNvSEolGiCk JfcXdc8YnAWkM0sUhY/Ep6JUiEKCoCGjB8MS7H3D6vVTFFDJdCbd2li3A7qORvV5y0vl jR0gspPk7wf8/OZMHDQ3imWOHmBBNtG2iUSGkIdaAgdKsGPnQqQZO6dvL2FfN/fT1Gp9 MKKXkmINDD33w+fpH9mTmldCL6LutStva80ECDYinSnNUjlryy/CAfB4Wptd+KGaU3xj YjLQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=WRfOCJv9; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id q7-20020a056a00088700b0056e0ac0f382si674937pfj.233.2022.11.01.14.59.48; Tue, 01 Nov 2022 15:00:01 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=WRfOCJv9; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231195AbiKAV67 (ORCPT + 99 others); Tue, 1 Nov 2022 17:58:59 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:38058 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230473AbiKAV6e (ORCPT ); Tue, 1 Nov 2022 17:58:34 -0400 Received: from fllv0016.ext.ti.com (fllv0016.ext.ti.com [198.47.19.142]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id C02E86316; Tue, 1 Nov 2022 14:58:29 -0700 (PDT) Received: from lelv0265.itg.ti.com ([10.180.67.224]) by fllv0016.ext.ti.com (8.15.2/8.15.2) with ESMTP id 2A1Lw6G5131024; Tue, 1 Nov 2022 16:58:06 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1667339886; bh=ddqZDV3FJMUZFdWZvWshIsmQROUH4N1pUkz1Jj/sBKg=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=WRfOCJv9wYH43g/6w8SXnr8P34gVuLT/4CazqgkcPCbn9DcuUObdATE/mW0aVbw2d iAPFvjgd67HktMA9qkEWHHQhwaTUsdrOF2sfKYu2v0NN3jG3LTBYXop/ereBC6PsIX //z9aQ6WxTgH/S6EbtnQn2kEFrIboiB/x1jSG/Lo= Received: from DFLE108.ent.ti.com (dfle108.ent.ti.com [10.64.6.29]) by lelv0265.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 2A1Lw6r9021620 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Tue, 1 Nov 2022 16:58:06 -0500 Received: from DFLE110.ent.ti.com (10.64.6.31) by DFLE108.ent.ti.com (10.64.6.29) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.6; Tue, 1 Nov 2022 16:58:06 -0500 Received: from lelv0327.itg.ti.com (10.180.67.183) by DFLE110.ent.ti.com (10.64.6.31) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.6 via Frontend Transport; Tue, 1 Nov 2022 16:58:05 -0500 Received: from ula0226330.dal.design.ti.com (ileaxei01-snat2.itg.ti.com [10.180.69.6]) by lelv0327.itg.ti.com (8.15.2/8.15.2) with ESMTP id 2A1Lw44m117953; Tue, 1 Nov 2022 16:58:05 -0500 From: Andrew Davis To: Lee Jones , Rob Herring , Krzysztof Kozlowski , Arnd Bergmann , Linus Walleij , Geert Uytterhoeven , Daniel Tang , Fabian Vogt CC: , , , Andrew Davis Subject: [PATCH v4 1/9] dt-bindings: mfd: Add TI-Nspire misc registers Date: Tue, 1 Nov 2022 16:57:56 -0500 Message-ID: <20221101215804.16262-2-afd@ti.com> X-Mailer: git-send-email 2.37.3 In-Reply-To: <20221101215804.16262-1-afd@ti.com> References: <20221101215804.16262-1-afd@ti.com> MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 X-Spam-Status: No, score=-5.5 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED, SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1748332709699434964?= X-GMAIL-MSGID: =?utf-8?q?1748332709699434964?= The TI Nspire devices contain a set of registers with a seemingly miscellaneous set of functionality. This area is known simply as the "misc" region. Signed-off-by: Andrew Davis --- .../bindings/mfd/ti,nspire-misc.yaml | 55 +++++++++++++++++++ 1 file changed, 55 insertions(+) create mode 100644 Documentation/devicetree/bindings/mfd/ti,nspire-misc.yaml diff --git a/Documentation/devicetree/bindings/mfd/ti,nspire-misc.yaml b/Documentation/devicetree/bindings/mfd/ti,nspire-misc.yaml new file mode 100644 index 0000000000000..d409eae7537bd --- /dev/null +++ b/Documentation/devicetree/bindings/mfd/ti,nspire-misc.yaml @@ -0,0 +1,55 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +# Copyright (C) 2022 Texas Instruments Incorporated - https://www.ti.com/ +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/mfd/ti,nspire-misc.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: TI Nspire MISC hardware block + +maintainers: + - Andrew Davis + +description: | + System controller node represents a register region containing a set + of miscellaneous registers. The registers are not cohesive enough to + represent as any specific type of device. The typical use-case is + for some other node's driver, or platform-specific code, to acquire + a reference to the syscon node (e.g. by phandle, node path, or + search using a specific compatible value), interrogate the node (or + associated OS driver) to determine the location of the registers, + and access the registers directly. + +properties: + compatible: + items: + - enum: + - ti,nspire-misc + - const: syscon + - const: simple-mfd + + reg: + maxItems: 1 + + reboot: + $ref: "../power/reset/syscon-reboot.yaml" + +required: + - compatible + - reg + - reboot + +additionalProperties: false + +examples: + - | + misc: misc@900a0000 { + compatible = "ti,nspire-misc", "syscon", "simple-mfd"; + reg = <0x900a0000 0x1000>; + + reboot { + compatible = "syscon-reboot"; + offset = <0x08>; + value = <0x02>; + }; + };