Message ID | 20221031200633.26997-1-j-choudhary@ti.com |
---|---|
State | New |
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a5d:6687:0:0:0:0:0 with SMTP id l7csp2523581wru; Mon, 31 Oct 2022 13:14:19 -0700 (PDT) X-Google-Smtp-Source: AMsMyM5uWbjYJz+MD4aTvzDJsN43dqGw67H/lpK2kt+GsRJzMl6NMRwhO9WiNmdLFYcbIhMlh259 X-Received: by 2002:a17:906:5dae:b0:78e:3109:36d1 with SMTP id n14-20020a1709065dae00b0078e310936d1mr14893177ejv.470.1667247259171; Mon, 31 Oct 2022 13:14:19 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1667247259; cv=none; d=google.com; s=arc-20160816; b=fsJXeRRbUC0OL+Tb/WtNaUDzkUt/IIX2fuj7Ic8j9riYsMW3mcn9DbLmaRbGlo2grn mThgAGlmrgeLVDiPcS/TC+DTi5mA+5/d9DuptFjLJaUMNTkeJZQ97r1Tmyixxy0zjh7X PB3RqlEdpH691afA6bFzi+Gu2KN61VIxfuc4eUldx2m3LfBKJ/DojBtF1amwmzcW/2rz qQVNHL6MP2vRMWZ4O+LXUo+59Hmso0gaOt3h/1qxAAuiwIa3z0WfDuA5mKWV00RdlSJq hKEmt61cm6sONwFxGfmLSkJ3Pgz3MnSgsiIk6x6PsuEsAdFFVBCPU/wzYQZrAFNgo+fP bVAw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=e8QC9EQqOqeUI8BDYW1Gjrl96J62w1MR4bj6r4Ykpcs=; b=BhDJKD95xVOHleign+mV+5LI0hVzJYae53FROg9hDOJRy94uY0bixmdr6DDgY3f2hi dXMWBp7gLYsD9GW3S+FjC2r7wkmfA1lsTQeCbHGTLmQjP1sIZqbhx0+gbVKHpj6+BR7W yVhwoTrPLltKdmVcG+sl6WgoLYw9eOO2pcUzYUflXdm46zblB7FsSy166AXvIqalf/e8 Mw5fzRKBgeEJadqJroVm16aBxSM8b3kG6CABV+EAlMmRZ6cwCNDgx5yj0ARcdLhjcfk6 ZZ+zC9nMoWAxCP6vebI6eWDP58O2rabdkcN9Gf0EqLv7cC9lLDFy70BIaG5t6yBraVOb ShNQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b="Yg/YRB4q"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id sd37-20020a1709076e2500b007316ac034a1si9032536ejc.831.2022.10.31.13.13.55; Mon, 31 Oct 2022 13:14:19 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b="Yg/YRB4q"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229933AbiJaUGz (ORCPT <rfc822;kartikey406@gmail.com> + 99 others); Mon, 31 Oct 2022 16:06:55 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:37044 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229589AbiJaUGv (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Mon, 31 Oct 2022 16:06:51 -0400 Received: from fllv0015.ext.ti.com (fllv0015.ext.ti.com [198.47.19.141]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 7189C13EB8; Mon, 31 Oct 2022 13:06:50 -0700 (PDT) Received: from lelv0266.itg.ti.com ([10.180.67.225]) by fllv0015.ext.ti.com (8.15.2/8.15.2) with ESMTP id 29VK6aAg054756; Mon, 31 Oct 2022 15:06:36 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1667246796; bh=e8QC9EQqOqeUI8BDYW1Gjrl96J62w1MR4bj6r4Ykpcs=; h=From:To:CC:Subject:Date; b=Yg/YRB4qey3u+029Ya8rHITuNVdsVIQIIlXVuyMLjfCtmunIgBwLyzCg3kWPg0Sru /n+6hS0yCmL/Irp4wyTSInr7dYhnZ6rFAd9+85aN8HhFdzE9xx6bdOha8uX3qx8zHN tZLp4cFg0u/+JwrW5msB3AmYowtDBZNEjyXOmMng= Received: from DFLE104.ent.ti.com (dfle104.ent.ti.com [10.64.6.25]) by lelv0266.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 29VK6asO028332 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Mon, 31 Oct 2022 15:06:36 -0500 Received: from DFLE100.ent.ti.com (10.64.6.21) by DFLE104.ent.ti.com (10.64.6.25) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.6; Mon, 31 Oct 2022 15:06:35 -0500 Received: from fllv0039.itg.ti.com (10.64.41.19) by DFLE100.ent.ti.com (10.64.6.21) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.6 via Frontend Transport; Mon, 31 Oct 2022 15:06:35 -0500 Received: from localhost (ileaxei01-snat2.itg.ti.com [10.180.69.6]) by fllv0039.itg.ti.com (8.15.2/8.15.2) with ESMTP id 29VK6Y5r086877; Mon, 31 Oct 2022 15:06:35 -0500 From: Jayesh Choudhary <j-choudhary@ti.com> To: <nm@ti.com>, <vigneshr@ti.com> CC: <kristo@kernel.org>, <robh+dt@kernel.org>, <afd@ti.com>, <krzysztof.kozlowski+dt@linaro.org>, <linux-arm-kernel@lists.infradead.org>, <devicetree@vger.kernel.org>, <linux-kernel@vger.kernel.org>, <j-choudhary@ti.com> Subject: [PATCH v3] arm64: dts: ti: k3-j721s2-main: Enable crypto accelerator Date: Tue, 1 Nov 2022 01:36:33 +0530 Message-ID: <20221031200633.26997-1-j-choudhary@ti.com> X-Mailer: git-send-email 2.25.1 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 X-Spam-Status: No, score=-5.4 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED, SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1748235462061695888?= X-GMAIL-MSGID: =?utf-8?q?1748235462061695888?= |
Series |
[v3] arm64: dts: ti: k3-j721s2-main: Enable crypto accelerator
|
|
Commit Message
Jayesh Choudhary
Oct. 31, 2022, 8:06 p.m. UTC
Add the node for SA2UL for supporting hardware crypto algorithms, including SHA1, SHA256, SHA512, AES, 3DES and AEAD suites. Add rng node for hardware random number generator. Signed-off-by: Jayesh Choudhary <j-choudhary@ti.com> Acked-by: Matt Ranostay <mranostay@ti.com> Acked-by: Andrew Davis <afd@ti.com> --- Changes have been tested on local j721s2-evm board. Tcrypt tests and crypto self-tests were passing. Changelog v2 -> v3: - remove the clock property from rng node (<https://lore.kernel.org/all/20220901171041.32056-1-afd@ti.com/>) Changelog v1 -> v2: - change the TI_SCI flag from shared to exclusive as OP-TEE uses MCU domain SA2UL instance and not the main domain instance - remove the 'dma-coherent' property (Binding changes are merged) - add the rng node which can be used as well for hwrng along with optee-rng v2 patch: https://lore.kernel.org/all/20221031135416.350010-1-j-choudhary@ti.com/ Testing log: https://gist.github.com/Jayesh2000/26acf0e63f7edcd4b267122e4c73b9a8 arch/arm64/boot/dts/ti/k3-j721s2-main.dtsi | 19 +++++++++++++++++++ 1 file changed, 19 insertions(+)
Comments
On 01/11/22 01:36, Jayesh Choudhary wrote: > Add the node for SA2UL for supporting hardware crypto algorithms, > including SHA1, SHA256, SHA512, AES, 3DES and AEAD suites. > Add rng node for hardware random number generator. > > Signed-off-by: Jayesh Choudhary <j-choudhary@ti.com> > Acked-by: Matt Ranostay <mranostay@ti.com> > Acked-by: Andrew Davis <afd@ti.com> > --- > > Changes have been tested on local j721s2-evm board. Tcrypt tests > and crypto self-tests were passing. > > Changelog v2 -> v3: > - remove the clock property from rng node > (<https://lore.kernel.org/all/20220901171041.32056-1-afd@ti.com/>) > > Changelog v1 -> v2: > - change the TI_SCI flag from shared to exclusive as OP-TEE uses MCU > domain SA2UL instance and not the main domain instance > - remove the 'dma-coherent' property (Binding changes are merged) > - add the rng node which can be used as well for hwrng along with > optee-rng > > v2 patch: https://lore.kernel.org/all/20221031135416.350010-1-j-choudhary@ti.com/ > > Testing log: https://gist.github.com/Jayesh2000/26acf0e63f7edcd4b267122e4c73b9a8 > > arch/arm64/boot/dts/ti/k3-j721s2-main.dtsi | 19 +++++++++++++++++++ > 1 file changed, 19 insertions(+) > > diff --git a/arch/arm64/boot/dts/ti/k3-j721s2-main.dtsi b/arch/arm64/boot/dts/ti/k3-j721s2-main.dtsi > index d1ec26110376..2e0ba2262e77 100644 > --- a/arch/arm64/boot/dts/ti/k3-j721s2-main.dtsi > +++ b/arch/arm64/boot/dts/ti/k3-j721s2-main.dtsi > @@ -72,6 +72,25 @@ main_pmx0: pinctrl@11c000 { > pinctrl-single,function-mask = <0xffffffff>; > }; > > + main_crypto: crypto@4e00000 { > + compatible = "ti,j721e-sa2ul"; > + reg = <0x00 0x4e00000 0x00 0x1200>; > + power-domains = <&k3_pds 297 TI_SCI_PD_EXCLUSIVE>; > + #address-cells = <2>; > + #size-cells = <2>; > + ranges = <0x00 0x04e00000 0x00 0x04e00000 0x00 0x30000>; > + > + dmas = <&main_udmap 0xca40>, <&main_udmap 0x4a40>, > + <&main_udmap 0x4a41>; > + dma-names = "tx", "rx1", "rx2"; > + > + rng: rng@4e10000 { > + compatible = "inside-secure,safexcel-eip76"; > + reg = <0x0 0x4e10000 0x0 0x7d>; > + interrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>; > + }; > + }; > + Reviewed-by: Manorit Chawdhry <m-chawdhry@ti.com> > main_uart0: serial@2800000 { > compatible = "ti,j721e-uart", "ti,am654-uart"; > reg = <0x00 0x02800000 0x00 0x200>;
Hi Jayesh Choudhary, On Tue, 1 Nov 2022 01:36:33 +0530, Jayesh Choudhary wrote: > Add the node for SA2UL for supporting hardware crypto algorithms, > including SHA1, SHA256, SHA512, AES, 3DES and AEAD suites. > Add rng node for hardware random number generator. > > I have applied the following to branch ti-k3-dts-next on [1]. Thank you! For the next time around: Maintain consistent formatting 0x%08x for addresses, formatting to line things up etc. I have manually edited to do that for this time. [1/1] arm64: dts: ti: k3-j721s2-main: Enable crypto accelerator commit: 027b85ca972f321629af85793bb49d45382e9006 All being well this means that it will be integrated into the linux-next tree (usually sometime in the next 24 hours) and sent up the chain during the next merge window (or sooner if it is a relevant bug fix), however if problems are discovered then the patch may be dropped or reverted. You may get further e-mails resulting from automated or manual testing and review of the tree, please engage with people reporting problems and send followup patches addressing any issues that are reported if needed. If any updates are required or you are submitting further changes they should be sent as incremental updates against current git, existing patches will not be replaced. Please add any relevant lists and maintainers to the CCs when replying to this mail. [1] git://git.kernel.org/pub/scm/linux/kernel/git/ti/linux.git
diff --git a/arch/arm64/boot/dts/ti/k3-j721s2-main.dtsi b/arch/arm64/boot/dts/ti/k3-j721s2-main.dtsi index d1ec26110376..2e0ba2262e77 100644 --- a/arch/arm64/boot/dts/ti/k3-j721s2-main.dtsi +++ b/arch/arm64/boot/dts/ti/k3-j721s2-main.dtsi @@ -72,6 +72,25 @@ main_pmx0: pinctrl@11c000 { pinctrl-single,function-mask = <0xffffffff>; }; + main_crypto: crypto@4e00000 { + compatible = "ti,j721e-sa2ul"; + reg = <0x00 0x4e00000 0x00 0x1200>; + power-domains = <&k3_pds 297 TI_SCI_PD_EXCLUSIVE>; + #address-cells = <2>; + #size-cells = <2>; + ranges = <0x00 0x04e00000 0x00 0x04e00000 0x00 0x30000>; + + dmas = <&main_udmap 0xca40>, <&main_udmap 0x4a40>, + <&main_udmap 0x4a41>; + dma-names = "tx", "rx1", "rx2"; + + rng: rng@4e10000 { + compatible = "inside-secure,safexcel-eip76"; + reg = <0x0 0x4e10000 0x0 0x7d>; + interrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>; + }; + }; + main_uart0: serial@2800000 { compatible = "ti,j721e-uart", "ti,am654-uart"; reg = <0x00 0x02800000 0x00 0x200>;