From patchwork Mon Oct 31 09:20:16 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Pierre Gondois X-Patchwork-Id: 13165 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a5d:6687:0:0:0:0:0 with SMTP id l7csp2203452wru; Mon, 31 Oct 2022 02:22:44 -0700 (PDT) X-Google-Smtp-Source: AMsMyM58Gm4v+x/HKoFfoAW3herMxjhJEtWNW4mjHP1yIxWiJcXqcpm/mU/5REbfLQuiUutTl82C X-Received: by 2002:a17:906:5ac2:b0:78d:3358:7694 with SMTP id x2-20020a1709065ac200b0078d33587694mr12133905ejs.276.1667208164531; Mon, 31 Oct 2022 02:22:44 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1667208164; cv=none; d=google.com; s=arc-20160816; b=H8OV9ROjq2RAQ81CIPqdqDYuHab93nAxD5TKe029/G0fPYr4lVnz+/KnIjAnsaWh1l nmbMxYlKmW17emDFO4CXH/q572QQn+Mh99lO/eecYLVMucjzg1pc0IJNQ2JKYH1+TJtk tfT8XGupvqWgGIu74eUEUU+spKqWcs82xZc0mAp+QgPJhqwKJe8vsWVZLSdJyr34Ae17 UC0OTsqFgMWgBb8lRCAxgGVOR2UdAtyOxZCbxpazLeQu3DDXwQF5bSKReZDl0gOgJ6XE B/XUNl9srN72vcOL0Pz8wnZBjxowPPK/sKkVTsYQ9oDNPGpBtq6DVA/VggzkbNeVxuHF 3LJg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from; bh=ZWQ2JjsS4ZRyVj5gF9LEiyR9aih+rB9csFLlZu4KWrI=; b=jWp49+7wxYha4i0lxnTF3gv91XgrTq0HSBaKKDFUmwTx2Wqj7JnDYmQnCAJXptzFsQ r68LjUjkn8cVudWxkYkGO9Z2s7krWW0Tm4VJlXJ1rEE2Yh9gJW8NCttD12G4HJHxn+9K u6PIwvC1ZQVdQpuwkZ1sQJZN45L5wFLlbltaJTrtR+7rv6dVcZiTCejTi3P3RZgFkkfc jyEO7lzwFNpx9whwq8hEbFkpDYZCOmdqlGhbi1JSheOyAOS7Ig6Dw363ZrrGEuFLdgpK UXjfRPZ15MTLpgBjddOc2vKr5hfg4+i6cyZeB/kDkD0XYx/cg85rbdOHO83EDn0yVjxv 8ABw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id dm19-20020a170907949300b007919f213511si6760827ejc.951.2022.10.31.02.22.21; Mon, 31 Oct 2022 02:22:44 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229870AbiJaJUv (ORCPT + 99 others); Mon, 31 Oct 2022 05:20:51 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:50272 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230165AbiJaJUa (ORCPT ); Mon, 31 Oct 2022 05:20:30 -0400 Received: from foss.arm.com (foss.arm.com [217.140.110.172]) by lindbergh.monkeyblade.net (Postfix) with ESMTP id DC095DEE1; Mon, 31 Oct 2022 02:20:21 -0700 (PDT) Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id EF5E723A; Mon, 31 Oct 2022 02:20:27 -0700 (PDT) Received: from pierre123.arm.com (unknown [10.57.7.107]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPA id DF00E3F703; Mon, 31 Oct 2022 02:20:18 -0700 (PDT) From: Pierre Gondois To: linux-kernel@vger.kernel.org Cc: pierre.gondois@arm.com, Rob.Herring@arm.com, Rob Herring , Krzysztof Kozlowski , Andrew Lunn , Gregory Clement , Sebastian Hesselbarth , Vadym Kochan , Chris Packham , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org Subject: [PATCH 10/20] arm64: dts: Update cache properties for marvell Date: Mon, 31 Oct 2022 10:20:16 +0100 Message-Id: <20221031092020.532456-1-pierre.gondois@arm.com> X-Mailer: git-send-email 2.25.1 MIME-Version: 1.0 X-Spam-Status: No, score=-4.2 required=5.0 tests=BAYES_00,RCVD_IN_DNSWL_MED, SPF_HELO_NONE,SPF_NONE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1748194468585678226?= X-GMAIL-MSGID: =?utf-8?q?1748194468585678226?= The DeviceTree Specification v0.3 specifies that the cache node 'compatible' and 'cache-level' properties are 'required'. Cf. s3.8 Multi-level and Shared Cache Nodes The recently added init_of_cache_level() function checks these properties. Add them if missing. Signed-off-by: Pierre Gondois Reviewed-by: Chris Packham --- arch/arm64/boot/dts/marvell/ac5-98dx25xx.dtsi | 1 + arch/arm64/boot/dts/marvell/armada-ap806-dual.dtsi | 1 + arch/arm64/boot/dts/marvell/armada-ap806-quad.dtsi | 2 ++ arch/arm64/boot/dts/marvell/armada-ap807-quad.dtsi | 2 ++ 4 files changed, 6 insertions(+) diff --git a/arch/arm64/boot/dts/marvell/ac5-98dx25xx.dtsi b/arch/arm64/boot/dts/marvell/ac5-98dx25xx.dtsi index 80b44c7df56a..d4770acec6ac 100644 --- a/arch/arm64/boot/dts/marvell/ac5-98dx25xx.dtsi +++ b/arch/arm64/boot/dts/marvell/ac5-98dx25xx.dtsi @@ -49,6 +49,7 @@ cpu1: cpu@1 { l2: l2-cache { compatible = "cache"; + cache-level = <2>; }; }; diff --git a/arch/arm64/boot/dts/marvell/armada-ap806-dual.dtsi b/arch/arm64/boot/dts/marvell/armada-ap806-dual.dtsi index fcab5173fe67..990f70303fe6 100644 --- a/arch/arm64/boot/dts/marvell/armada-ap806-dual.dtsi +++ b/arch/arm64/boot/dts/marvell/armada-ap806-dual.dtsi @@ -51,6 +51,7 @@ l2: l2-cache { cache-size = <0x80000>; cache-line-size = <64>; cache-sets = <512>; + cache-level = <2>; }; }; diff --git a/arch/arm64/boot/dts/marvell/armada-ap806-quad.dtsi b/arch/arm64/boot/dts/marvell/armada-ap806-quad.dtsi index 3db427122f9e..a7b8e001cc9c 100644 --- a/arch/arm64/boot/dts/marvell/armada-ap806-quad.dtsi +++ b/arch/arm64/boot/dts/marvell/armada-ap806-quad.dtsi @@ -81,6 +81,7 @@ l2_0: l2-cache0 { cache-size = <0x80000>; cache-line-size = <64>; cache-sets = <512>; + cache-level = <2>; }; l2_1: l2-cache1 { @@ -88,6 +89,7 @@ l2_1: l2-cache1 { cache-size = <0x80000>; cache-line-size = <64>; cache-sets = <512>; + cache-level = <2>; }; }; }; diff --git a/arch/arm64/boot/dts/marvell/armada-ap807-quad.dtsi b/arch/arm64/boot/dts/marvell/armada-ap807-quad.dtsi index 68782f161f12..7740098fd108 100644 --- a/arch/arm64/boot/dts/marvell/armada-ap807-quad.dtsi +++ b/arch/arm64/boot/dts/marvell/armada-ap807-quad.dtsi @@ -81,6 +81,7 @@ l2_0: l2-cache0 { cache-size = <0x80000>; cache-line-size = <64>; cache-sets = <512>; + cache-level = <2>; }; l2_1: l2-cache1 { @@ -88,6 +89,7 @@ l2_1: l2-cache1 { cache-size = <0x80000>; cache-line-size = <64>; cache-sets = <512>; + cache-level = <2>; }; }; };