Message ID | 20221029051449.30678-6-manivannan.sadhasivam@linaro.org |
---|---|
State | New |
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a5d:6687:0:0:0:0:0 with SMTP id l7csp1192455wru; Fri, 28 Oct 2022 22:17:12 -0700 (PDT) X-Google-Smtp-Source: AMsMyM5WYBfGWokpZWrZ5lwAUDKSmIcQeIpYrQSj/eIn0esqyUvkbidnXJAhtLuBFl5+RRclYPTP X-Received: by 2002:a17:907:3e06:b0:733:693:600e with SMTP id hp6-20020a1709073e0600b007330693600emr2364154ejc.410.1667020631925; Fri, 28 Oct 2022 22:17:11 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1667020631; cv=none; d=google.com; s=arc-20160816; b=Sc558G85DgfaY7Yf2AALwFzm3MVcNvUuG/EnzXzrTp7H9L7e7OJ1oKxJy8Rx38rn4Z +tE0K8qzBv9HYr84P51ltE+nEksoSSw8vCRPmuuQpzLCghuXXNs1AgFPHTPTg90DmESP Krmz7IiHtGDos9dOWjfm1HLRqu3DJ6DU/Qsu8FWyd90OdiDXiAKAbeCfjHOgydCeTXVv jWp4uY65Jot9nn0kLBVYiQkSllIb1MbOkstPYEGIjDhPtAPfTfmWQyFym5icHfvr2C5H mYvXQIFV4qIFJA4eI9efH9aoKl/mfTTvRK2xuNqjOcCuhos+brTHWIgX/TveZoe3+f5L 2ZqQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=dP7gKJEnRLPQX8LHnYkF6JBv/NDORO6b+eeedw/waq8=; b=kQsKgOOxV3EZ/cWjaaGMC0ZvFmrAwZhm3NSFctKZRoBBhrLDBmuAZ1iqteflAKJGYe dJ76dlkSlE71nl/ndPHsBXyWLT8SMtFb8NEvhPQlkVuNGteIxRwdGKvGz4Eb0S5VH264 eWZBBus2Nh2Mmjgx4Jh9uWPV8Zb3WKN7wouGiEDesk+uw/ucVD9ZW9GI9zwQpDarwxuT 7m1CHb3FLTqyLDNsjeYcDS351+NuAxUbQKC64HkzKNK2NkSNZcxty10oFJDafid+zOP+ y5b3yEDtKcKV0A1A+AjWn0LyIYDxn84hUJqvgRQIlEpcQgWpQsB1AJtgTxZEESSfO2w5 QI8Q== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=Axg7TGot; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id k4-20020a50cb84000000b0045cf1500ffesi690753edi.275.2022.10.28.22.16.48; Fri, 28 Oct 2022 22:17:11 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=Axg7TGot; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229887AbiJ2FPx (ORCPT <rfc822;pusanteemu@gmail.com> + 99 others); Sat, 29 Oct 2022 01:15:53 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:57918 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229930AbiJ2FPd (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Sat, 29 Oct 2022 01:15:33 -0400 Received: from mail-pf1-x42c.google.com (mail-pf1-x42c.google.com [IPv6:2607:f8b0:4864:20::42c]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 6BBC4C2CA8 for <linux-kernel@vger.kernel.org>; Fri, 28 Oct 2022 22:15:30 -0700 (PDT) Received: by mail-pf1-x42c.google.com with SMTP id m6so6486409pfb.0 for <linux-kernel@vger.kernel.org>; Fri, 28 Oct 2022 22:15:30 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=dP7gKJEnRLPQX8LHnYkF6JBv/NDORO6b+eeedw/waq8=; b=Axg7TGotGyn7k8aGjCb71M3oWjFr7DHM06AkL471EdFh/1FkXrWac5iEnOfl+/cMXp RE8mklO7EVC9BnDNsiwwn31Z+YJ6Zgkc7cxcwKQvJu5Spcw3t8AZsIbXn5/d2OVgzNR8 9xl1RXVhpoN5Of1ur24IRlpDvR3XC3nNWmoozBfg6QWprIcyYxcToEoH958Sy7Cfolbo IACx5SRpRnqFWOKIpBameVC/QTgxyP60SStvJifZeh2yn13HhbZb2sWHIPEe/ora5IXD uQG6lh1QtKfeJnZpicY7pqcpJt1v21K83OVthxBuTW5yl9Z9R+ulTQynGZPaB01R0cPT LFgA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=dP7gKJEnRLPQX8LHnYkF6JBv/NDORO6b+eeedw/waq8=; b=Gl8GrxbceEt6albTsPhJwnUSQReZyoGCeWiaJbLggBw6XWqdePvugC//JJ7wuwVVmY 3RLFWf6sVEJVbVR6SbsZy20QTeLPeP9fCcCBbbg/BatDlaZHRSxL2mXKwU9HdTmaFt6z pUrZ1LC3pnYxAd9joiXhSPg/Q6kDfv3ZsUkf6VX6+dLaLO7G5tpEe3oSreB8bCjcM/UV 42KCSAQDwrqM9XV2pu2HeEJmd1S2mKU1m8A2kv+P3gYz1l5V7ialWkOXh5Zqoa/uVpRe QjfiXrHbjknwQPmYQiAnKznwajoM7T7FiJ9X4Lijpm66eVyJT0uljQsb7T8/VW3J4mv6 5InQ== X-Gm-Message-State: ACrzQf0ZWcABxGXS5/40F7of4Pw+jx7WrZJlL09rE0bRoQdxJHj79aMe SckDQUIF52/faUZ4AZMGK8BD X-Received: by 2002:a65:57cd:0:b0:46e:ca52:f6a9 with SMTP id q13-20020a6557cd000000b0046eca52f6a9mr2621739pgr.269.1667020530129; Fri, 28 Oct 2022 22:15:30 -0700 (PDT) Received: from localhost.localdomain ([59.92.103.167]) by smtp.gmail.com with ESMTPSA id f5-20020a170902ce8500b0017e9b820a1asm363150plg.100.2022.10.28.22.15.25 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 28 Oct 2022 22:15:29 -0700 (PDT) From: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org> To: andersson@kernel.org Cc: konrad.dybcio@somainline.org, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, johan+linaro@kernel.org, quic_jprakash@quicinc.com, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, steev@kali.org, Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org> Subject: [PATCH v2 05/12] arm64: dts: qcom: sc8280xp-pmics: Add PMK8280 ADC7 block Date: Sat, 29 Oct 2022 10:44:42 +0530 Message-Id: <20221029051449.30678-6-manivannan.sadhasivam@linaro.org> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20221029051449.30678-1-manivannan.sadhasivam@linaro.org> References: <20221029051449.30678-1-manivannan.sadhasivam@linaro.org> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE, SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1747997825948513865?= X-GMAIL-MSGID: =?utf-8?q?1747997825948513865?= |
Series |
sc8280xp-pmic updates and X13s thermal zone support
|
|
Commit Message
Manivannan Sadhasivam
Oct. 29, 2022, 5:14 a.m. UTC
Add support for ADC7 block available in PMK8280 for reading the
temperature via the AMUX pins.
Signed-off-by: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
---
arch/arm64/boot/dts/qcom/sc8280xp-pmics.dtsi | 9 +++++++++
1 file changed, 9 insertions(+)
Comments
On 29.10.2022 07:14, Manivannan Sadhasivam wrote: > Add support for ADC7 block available in PMK8280 for reading the > temperature via the AMUX pins. > > Signed-off-by: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org> > --- > arch/arm64/boot/dts/qcom/sc8280xp-pmics.dtsi | 9 +++++++++ > 1 file changed, 9 insertions(+) > > diff --git a/arch/arm64/boot/dts/qcom/sc8280xp-pmics.dtsi b/arch/arm64/boot/dts/qcom/sc8280xp-pmics.dtsi > index 4a3464f5e6e9..3c56e4cb5b5b 100644 > --- a/arch/arm64/boot/dts/qcom/sc8280xp-pmics.dtsi > +++ b/arch/arm64/boot/dts/qcom/sc8280xp-pmics.dtsi > @@ -75,6 +75,15 @@ pmk8280_pon_resin: resin { > status = "disabled"; > }; > }; > + > + pmk8280_vadc: adc@3100 { > + compatible = "qcom,spmi-adc7"; > + reg = <0x3100>; > + #address-cells = <1>; > + #size-cells = <0>; > + interrupts = <0x0 0x31 0x0 IRQ_TYPE_EDGE_RISING>; > + #io-channel-cells = <1>; Maybe having interrupts after reg and all the -cells below that would look better. For the contents though: Reviewed-by: Konrad Dybcio <konrad.dybcio@somainline.org> Konrad > + }; > }; > > pmc8280_1: pmic@1 {
On 29.10.2022 16:15, Konrad Dybcio wrote: > > > On 29.10.2022 07:14, Manivannan Sadhasivam wrote: >> Add support for ADC7 block available in PMK8280 for reading the >> temperature via the AMUX pins. >> >> Signed-off-by: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org> >> --- >> arch/arm64/boot/dts/qcom/sc8280xp-pmics.dtsi | 9 +++++++++ >> 1 file changed, 9 insertions(+) >> >> diff --git a/arch/arm64/boot/dts/qcom/sc8280xp-pmics.dtsi b/arch/arm64/boot/dts/qcom/sc8280xp-pmics.dtsi >> index 4a3464f5e6e9..3c56e4cb5b5b 100644 >> --- a/arch/arm64/boot/dts/qcom/sc8280xp-pmics.dtsi >> +++ b/arch/arm64/boot/dts/qcom/sc8280xp-pmics.dtsi >> @@ -75,6 +75,15 @@ pmk8280_pon_resin: resin { >> status = "disabled"; >> }; >> }; >> + >> + pmk8280_vadc: adc@3100 { >> + compatible = "qcom,spmi-adc7"; >> + reg = <0x3100>; >> + #address-cells = <1>; >> + #size-cells = <0>; >> + interrupts = <0x0 0x31 0x0 IRQ_TYPE_EDGE_RISING>; >> + #io-channel-cells = <1>; > Maybe having interrupts after reg and all the -cells below that would look better. > > For the contents though: > > Reviewed-by: Konrad Dybcio <konrad.dybcio@somainline.org> > > Konrad Sorry for double noise, I just noticed you didn't disable this by default. Was that intended? Konrad >> + }; >> }; >> >> pmc8280_1: pmic@1 {
On 29/10/2022 01:14, Manivannan Sadhasivam wrote: > Add support for ADC7 block available in PMK8280 for reading the > temperature via the AMUX pins. > > Signed-off-by: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org> > --- > arch/arm64/boot/dts/qcom/sc8280xp-pmics.dtsi | 9 +++++++++ Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> Best regards, Krzysztof
diff --git a/arch/arm64/boot/dts/qcom/sc8280xp-pmics.dtsi b/arch/arm64/boot/dts/qcom/sc8280xp-pmics.dtsi index 4a3464f5e6e9..3c56e4cb5b5b 100644 --- a/arch/arm64/boot/dts/qcom/sc8280xp-pmics.dtsi +++ b/arch/arm64/boot/dts/qcom/sc8280xp-pmics.dtsi @@ -75,6 +75,15 @@ pmk8280_pon_resin: resin { status = "disabled"; }; }; + + pmk8280_vadc: adc@3100 { + compatible = "qcom,spmi-adc7"; + reg = <0x3100>; + #address-cells = <1>; + #size-cells = <0>; + interrupts = <0x0 0x31 0x0 IRQ_TYPE_EDGE_RISING>; + #io-channel-cells = <1>; + }; }; pmc8280_1: pmic@1 {