From patchwork Fri Oct 28 09:28:36 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Tinghan Shen X-Patchwork-Id: 12176 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a5d:6687:0:0:0:0:0 with SMTP id l7csp719790wru; Fri, 28 Oct 2022 02:30:01 -0700 (PDT) X-Google-Smtp-Source: AMsMyM4uhCNGJ6CxfP94133sIcBkl1mPxHsUkzGCwapSNN/i6ZIzq/aD2J1ZNI8p0e0w/UN1vUhr X-Received: by 2002:a17:906:4fcd:b0:78d:8059:17c with SMTP id i13-20020a1709064fcd00b0078d8059017cmr47299181ejw.423.1666949400959; Fri, 28 Oct 2022 02:30:00 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1666949400; cv=none; d=google.com; s=arc-20160816; b=rJA3jN930b7rlmCojr4gqjuOJmY3bw5753pC3L1RTWMz+Q4dtq1NUMXASlOfNEVtdv qMaSC0+pxdH/nQe49h9HE+gJenwi8F2EZxeKes8T5EdWa7zVShxv/feQsyWLgyXtboz1 nKF/+O4kBIAew78WFWBrve26L6LTGoVjsKhu8WKzhG10N10kYUlGh+1XzoHUGZrGLnAY ip3tpX/HhGbjaIDk9uEoSxCRRGPE7p9405Au9jxdNI9iT5YpqiBH6KtIsgRw8qqNmT3b qB8EoIatmTsnUWku50YoLsqeLrnMnjEDMQbSpIR0OEeHmD/2IqSPQjeo6ddyYbJMk1re 6DLg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=vHLrJjDyax+4XeO6PgZ0H4DyfBzBeXcDQZ6uY1Q2hMI=; b=y3lpFMtw3zCTo8W+f8VDNmfF4aJmU+cXyKAmZ94Aw9swzy7gxoZrp14pE3CN1VpG98 fuMQjxwgryFlf96uV+GhhGfMGfCt2aSnyJwh3jGfwEot2+Kw0R9Q2YQeA7C1lBiWHSuo Tlgg67u5Yi9fmzUPEGcALp4M1OsRQiBpXIspIjxxTEJdUHrJmMa+vRHFNfvuHuwZi7lD iRXP2PSZQVWt3quAZPY8KqBuA2hQBHtcnD+uqNYftNuZDlatssHUiI3FYDBaj+x0pe1o l0zUPw7O3JAsbawRVAsyl67gBXBAhT7ou4GKvUdlvSEudBl3c+T9lUxnsKRcS4XvmMfP q2gg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@mediatek.com header.s=dk header.b=uw+d6jfh; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=mediatek.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id cs12-20020a170906dc8c00b0078e0fd161dasi4015514ejc.87.2022.10.28.02.29.37; Fri, 28 Oct 2022 02:30:00 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@mediatek.com header.s=dk header.b=uw+d6jfh; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=mediatek.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230049AbiJ1J2x (ORCPT + 99 others); Fri, 28 Oct 2022 05:28:53 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:46662 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229742AbiJ1J2p (ORCPT ); Fri, 28 Oct 2022 05:28:45 -0400 Received: from mailgw01.mediatek.com (unknown [60.244.123.138]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 6E3103057E; Fri, 28 Oct 2022 02:28:44 -0700 (PDT) X-UUID: f3d314f1f3c8498f84d5a5db8a9d641f-20221028 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Type:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=vHLrJjDyax+4XeO6PgZ0H4DyfBzBeXcDQZ6uY1Q2hMI=; b=uw+d6jfh8PjLPCCkLp02aRskT/i32j3v4tKsJ3oayAsLax94PgeEo1+nlpVo7YWPd/a7qclPFouS1QC/a0LzfxVhAFa35oclw5ROVM51HBDfqC5aW7fA2YlOw9uULaL8m9U6h0lZmG8AXaHrBXmL5Ex8dyWO87SQybFi56Wrojs=; X-CID-P-RULE: Release_Ham X-CID-O-INFO: VERSION:1.1.12,REQID:86bfc40d-0843-423f-992e-d99e3024e4c2,IP:0,U RL:0,TC:0,Content:0,EDM:0,RT:0,SF:0,FILE:0,BULK:0,RULE:Release_Ham,ACTION: release,TS:0 X-CID-META: VersionHash:62cd327,CLOUDID:e091ef80-3116-4fbc-b86b-83475c3df513,B ulkID:nil,BulkQuantity:0,Recheck:0,SF:102,TC:nil,Content:0,EDM:-3,IP:nil,U RL:11|1,File:nil,Bulk:nil,QS:nil,BEC:nil,COL:0 X-UUID: f3d314f1f3c8498f84d5a5db8a9d641f-20221028 Received: from mtkmbs10n2.mediatek.inc [(172.21.101.183)] by mailgw01.mediatek.com (envelope-from ) (Generic MTA with TLSv1.2 ECDHE-RSA-AES256-GCM-SHA384 256/256) with ESMTP id 2115197395; Fri, 28 Oct 2022 17:28:39 +0800 Received: from mtkmbs11n2.mediatek.inc (172.21.101.187) by mtkmbs11n2.mediatek.inc (172.21.101.187) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.792.15; Fri, 28 Oct 2022 17:28:38 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by mtkmbs11n2.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.2.792.15 via Frontend Transport; Fri, 28 Oct 2022 17:28:38 +0800 From: Tinghan Shen To: Ryder Lee , Jianjun Wang , Bjorn Helgaas , Rob Herring , Krzysztof Kozlowski , Matthias Brugger CC: , , , , , , Tinghan Shen , Irui Wang Subject: [PATCH v3 3/3] arm64: dts: mt8195: Add venc node Date: Fri, 28 Oct 2022 17:28:36 +0800 Message-ID: <20221028092836.29006-4-tinghan.shen@mediatek.com> X-Mailer: git-send-email 2.18.0 In-Reply-To: <20221028092836.29006-1-tinghan.shen@mediatek.com> References: <20221028092836.29006-1-tinghan.shen@mediatek.com> MIME-Version: 1.0 X-MTK: N X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_MSPIKE_H2,SPF_HELO_PASS, SPF_PASS,UNPARSEABLE_RELAY autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1747923134729836641?= X-GMAIL-MSGID: =?utf-8?q?1747923134729836641?= Add venc node for mt8195 SoC. Signed-off-by: Irui Wang Signed-off-by: Tinghan Shen --- arch/arm64/boot/dts/mediatek/mt8195.dtsi | 24 ++++++++++++++++++++++++ 1 file changed, 24 insertions(+) diff --git a/arch/arm64/boot/dts/mediatek/mt8195.dtsi b/arch/arm64/boot/dts/mediatek/mt8195.dtsi index 40a90e5f84ab..51c8ba316fa5 100644 --- a/arch/arm64/boot/dts/mediatek/mt8195.dtsi +++ b/arch/arm64/boot/dts/mediatek/mt8195.dtsi @@ -2109,6 +2109,30 @@ power-domains = <&spm MT8195_POWER_DOMAIN_VENC>; }; + venc: video-codec@1a020000 { + compatible = "mediatek,mt8195-vcodec-enc"; + reg = <0 0x1a020000 0 0x10000>; + iommus = <&iommu_vdo M4U_PORT_L19_VENC_RCPU>, + <&iommu_vdo M4U_PORT_L19_VENC_REC>, + <&iommu_vdo M4U_PORT_L19_VENC_BSDMA>, + <&iommu_vdo M4U_PORT_L19_VENC_SV_COMV>, + <&iommu_vdo M4U_PORT_L19_VENC_RD_COMV>, + <&iommu_vdo M4U_PORT_L19_VENC_CUR_LUMA>, + <&iommu_vdo M4U_PORT_L19_VENC_CUR_CHROMA>, + <&iommu_vdo M4U_PORT_L19_VENC_REF_LUMA>, + <&iommu_vdo M4U_PORT_L19_VENC_REF_CHROMA>; + interrupts = ; + mediatek,scp = <&scp>; + clocks = <&vencsys CLK_VENC_VENC>; + clock-names = "venc_sel"; + assigned-clocks = <&topckgen CLK_TOP_VENC>; + assigned-clock-parents = <&topckgen CLK_TOP_UNIVPLL_D4>; + power-domains = <&spm MT8195_POWER_DOMAIN_VENC>; + #address-cells = <2>; + #size-cells = <2>; + dma-ranges = <0x1 0x0 0x0 0x40000000 0x0 0xfff00000>; + }; + vencsys_core1: clock-controller@1b000000 { compatible = "mediatek,mt8195-vencsys_core1"; reg = <0 0x1b000000 0 0x1000>;