From patchwork Thu Oct 27 02:39:14 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Anshuman Khandual X-Patchwork-Id: 11520 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a5d:6687:0:0:0:0:0 with SMTP id l7csp603898wru; Wed, 26 Oct 2022 19:49:49 -0700 (PDT) X-Google-Smtp-Source: AMsMyM4eDUx7nvvgQh955q27X/+eJ8nHfZlenHdH7puWjXaP3GGBiNMdf8N/xRI+uxWMSj+TCXpY X-Received: by 2002:a05:6402:2694:b0:45c:a035:34bc with SMTP id w20-20020a056402269400b0045ca03534bcmr42504800edd.158.1666838988936; Wed, 26 Oct 2022 19:49:48 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1666838988; cv=none; d=google.com; s=arc-20160816; b=B7uJw3McSYylixd2WvKVfB3eWs2CycGGWynFaa7qSHv1+kotBB9i99S5zmefOayBQl cU46vqhDYfoS9GfbjTlzjD0LZZCG0W5YfAVy1uNGPv9Ks9CKvRIS/7xLOcPVDBlN4324 3WyWFA+z28mHwqMKZJmgdJU8dwgLd2Hqyw3GevCliMyhGFdNBy175DSCWCn1MHHCOzKR gT1+rMYXt0MbBFjckZzHF69X8jRzQF0h3FDaYeqF/8u/YdCQjkSAqCD8Y/KjG1W99laY HtKqf07QI4DU1f8eE4QeqKUfr+0oSpV2CIIC6V54a27xTxJy2NNr9ejI365pAUkRwlcq r5yA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=9edXG9SBCBFkr8z43egDqb7kCES1Ezo7Q/IINFcYamc=; b=GVXFbqWSLJIAfylRDKW5JU6gVtVo2WskC9G43DP3eoAfIWKz5zdk7Z+jJg/6PQ2//l ANlDhge/p7Hl27BOtjP8ICooNP2wa6Rl8LJkHeEf8rgfqWW9Ie/X9GOBCFM3iQa3ZgAG yR374THUwqeszmRTBvLWLY2i5NFOq6RwQxPIfPwpL2JPZ0zLIipqxe1yDGAA2GcykWMB jvAvXI45WPzu9dCr3suaKGq0XbP/7PTAJIq6NjGe5Ei1q4w6/hqnMC448MkrrFKLR+ly jVNyPpqSWu7I1wbOHmIMbEHtFlDN30IFyHExNb2YAB9xZnrT1Q6er5GUUciyxQC9nzQS 053w== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id e5-20020a170906844500b0078255525a6fsi111801ejy.671.2022.10.26.19.49.00; Wed, 26 Oct 2022 19:49:48 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233801AbiJ0Cjo (ORCPT + 99 others); Wed, 26 Oct 2022 22:39:44 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:54070 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233569AbiJ0Cji (ORCPT ); Wed, 26 Oct 2022 22:39:38 -0400 Received: from foss.arm.com (foss.arm.com [217.140.110.172]) by lindbergh.monkeyblade.net (Postfix) with ESMTP id A5533FD07; Wed, 26 Oct 2022 19:39:33 -0700 (PDT) Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id B0C18D6E; Wed, 26 Oct 2022 19:39:39 -0700 (PDT) Received: from a077893.blr.arm.com (unknown [172.31.20.19]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPA id EC1863F792; Wed, 26 Oct 2022 19:39:29 -0700 (PDT) From: Anshuman Khandual To: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, catalin.marinas@arm.com, will@kernel.org Cc: Anshuman Khandual , Suzuki K Poulose , James Morse , Jonathan Corbet , Mark Rutland , linux-doc@vger.kernel.org Subject: [PATCH 1/2] arm64: Add Cortex-715 CPU part definition Date: Thu, 27 Oct 2022 08:09:14 +0530 Message-Id: <20221027023915.1318100-2-anshuman.khandual@arm.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20221027023915.1318100-1-anshuman.khandual@arm.com> References: <20221027023915.1318100-1-anshuman.khandual@arm.com> MIME-Version: 1.0 X-Spam-Status: No, score=-4.2 required=5.0 tests=BAYES_00,RCVD_IN_DNSWL_MED, SPF_HELO_NONE,SPF_NONE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1747807359866258070?= X-GMAIL-MSGID: =?utf-8?q?1747807359866258070?= Add the CPU Partnumbers for the new Arm designs. Cc: Catalin Marinas Cc: Will Deacon Cc: Suzuki K Poulose Cc: James Morse Cc: linux-arm-kernel@lists.infradead.org Cc: linux-kernel@vger.kernel.org Signed-off-by: Anshuman Khandual --- arch/arm64/include/asm/cputype.h | 2 ++ 1 file changed, 2 insertions(+) diff --git a/arch/arm64/include/asm/cputype.h b/arch/arm64/include/asm/cputype.h index abc418650fec..4b1ad810436f 100644 --- a/arch/arm64/include/asm/cputype.h +++ b/arch/arm64/include/asm/cputype.h @@ -80,6 +80,7 @@ #define ARM_CPU_PART_CORTEX_X1 0xD44 #define ARM_CPU_PART_CORTEX_A510 0xD46 #define ARM_CPU_PART_CORTEX_A710 0xD47 +#define ARM_CPU_PART_CORTEX_A715 0xD4D #define ARM_CPU_PART_CORTEX_X2 0xD48 #define ARM_CPU_PART_NEOVERSE_N2 0xD49 #define ARM_CPU_PART_CORTEX_A78C 0xD4B @@ -142,6 +143,7 @@ #define MIDR_CORTEX_X1 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_X1) #define MIDR_CORTEX_A510 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_A510) #define MIDR_CORTEX_A710 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_A710) +#define MIDR_CORTEX_A715 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_A715) #define MIDR_CORTEX_X2 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_X2) #define MIDR_NEOVERSE_N2 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_NEOVERSE_N2) #define MIDR_CORTEX_A78C MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_A78C)