Message ID | 20221026190441.4002212-6-quic_molvera@quicinc.com |
---|---|
State | New |
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a5d:6687:0:0:0:0:0 with SMTP id l7csp439259wru; Wed, 26 Oct 2022 12:08:38 -0700 (PDT) X-Google-Smtp-Source: AMsMyM4sg4T7HJr7AwSN8l5Tb5w+52GgzoUsGudWj3wZsXujQo9HO6Dd8i8dAiX1bsidnaFGUnIL X-Received: by 2002:aa7:9565:0:b0:56c:8860:bce1 with SMTP id x5-20020aa79565000000b0056c8860bce1mr986388pfq.31.1666811318345; Wed, 26 Oct 2022 12:08:38 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1666811318; cv=none; d=google.com; s=arc-20160816; b=TjwkXU5oIisF4PfBX5QR3Sd+Z2TuU8IshDX+pf4oXfGcShbpIi+XcnKDUk4Yl2MOqx hmhuK2xBxNxO9fi5smuIEvbcgxTmWkSe2KMphyRv3hFg/TCCj7mVMhS5YayuPMNwWCQw 2utQjTVwCa8ArnH3HlKdiKfas760PwUobJsiAU+9G5SfVFKqwj9jhTv+087SXI4PVHuo aPQ+qyzIhidcEuy6YLZtwsdB9yik5Xn9vLRJqW2+8NRsM4NYDhEV5WwTx6hvDy5yKO6T 3t9NU2wWWyq1K/bGfsR5Ztovc/08QqIV8reXZsqrfG7Il/3/a6THjZ6XeZMytpR1NlOw dYXw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=UZHehpVp8e90UONbXq+gSjjGXYUrA2KBTJ0Zqa5XAD0=; b=wxG9PdjJDv1zV37SKEv3eWi2EVz1lkGGhSwCTVXUtVicMHPBa4VBiTotA+o2Y8hFPh XQr9kmJP5u0xJZK8kQY1bi0B66UxyPbJpY+dFV1Avaz68uO8FXtELkn+kGhiKIF8B7rs e24kk9vBu9beFzSWWDsCmbpz/4B6co3mE2cq/A3XLf9AMJu54H8+EBWfzd0IPiSM2mxa VUMmo96ILeS4fYjLhVfZ5pDTidOeyqtSCRLqNrmME8oDQXhlN+Ah1+HGIo/x7TP7NQ9+ j9h2ZVi6W/M1ywG52RPFOFiZgi0v7XuFjjk7nvAr1NP/BexiP0eQopAYePixM9YX3V/M BtXg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=Csj0S7WU; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id bn24-20020a056a02031800b004606d9040b9si8023764pgb.649.2022.10.26.12.08.25; Wed, 26 Oct 2022 12:08:38 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=Csj0S7WU; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234877AbiJZTIG (ORCPT <rfc822;pwkd43@gmail.com> + 99 others); Wed, 26 Oct 2022 15:08:06 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:55576 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S234824AbiJZTHg (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Wed, 26 Oct 2022 15:07:36 -0400 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 0A4CEC1DA9; Wed, 26 Oct 2022 12:05:09 -0700 (PDT) Received: from pps.filterd (m0279865.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.17.1.5/8.17.1.5) with ESMTP id 29QIosJp024231; Wed, 26 Oct 2022 19:04:56 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h=from : to : cc : subject : date : message-id : in-reply-to : references : mime-version : content-transfer-encoding : content-type; s=qcppdkim1; bh=UZHehpVp8e90UONbXq+gSjjGXYUrA2KBTJ0Zqa5XAD0=; b=Csj0S7WUjruIcaYTe/3wOIJ1WqxQGzfRx/OENKgny4/QGCd9GsAGS1PmiQhV/1CFWSrH SegA3KSo/66lN/HDE5c1RXuDsHzJDaJe44YHp7MRG6NSPZIqoQmfjzzSrX6EU4eBFxKA Elj0DBXtmLtrLk13xODuu8CQ2E24EkN8zsDGC+Enn4elgQIYHaUvVN2wWQ+6VDdZdrf9 xWXzinzLloybOAf4QLqY2t5WEscDYN+xSeqvYRoa1ev8yhfyKdpIglUTuI1Kkl+XqIuV ZUkR42V43cU4mMb5qMhtjPhQdKLUH7MoUd2FdVpVKHn/6hcla+4NBi7MJ6h9K+UhFMXq Lg== Received: from nasanppmta05.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3kfah4r1yb-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 26 Oct 2022 19:04:56 +0000 Received: from nasanex01b.na.qualcomm.com (nasanex01b.na.qualcomm.com [10.46.141.250]) by NASANPPMTA05.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id 29QJ4uUD005471 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 26 Oct 2022 19:04:56 GMT Received: from hu-eberman-lv.qualcomm.com (10.49.16.6) by nasanex01b.na.qualcomm.com (10.46.141.250) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.29; Wed, 26 Oct 2022 12:04:55 -0700 From: Melody Olvera <quic_molvera@quicinc.com> To: Andy Gross <agross@kernel.org>, Bjorn Andersson <andersson@kernel.org>, Michael Turquette <mturquette@baylibre.com>, Stephen Boyd <sboyd@kernel.org>, Rob Herring <robh+dt@kernel.org>, Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>, Thomas Gleixner <tglx@linutronix.de>, Marc Zyngier <maz@kernel.org> CC: Taniya Das <quic_tdas@quicinc.com>, <linux-arm-msm@vger.kernel.org>, <linux-clk@vger.kernel.org>, <devicetree@vger.kernel.org>, <linux-kernel@vger.kernel.org>, Melody Olvera <quic_molvera@quicinc.com> Subject: [PATCH v3 5/5] dt-bindings: qcom,pdc: Introduce pdc bindings for QDU1000 and QRU1000 Date: Wed, 26 Oct 2022 12:04:41 -0700 Message-ID: <20221026190441.4002212-6-quic_molvera@quicinc.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20221026190441.4002212-1-quic_molvera@quicinc.com> References: <20221026190441.4002212-1-quic_molvera@quicinc.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-Originating-IP: [10.49.16.6] X-ClientProxiedBy: nalasex01a.na.qualcomm.com (10.47.209.196) To nasanex01b.na.qualcomm.com (10.46.141.250) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: yBJDkjE5D8cRCsYlf8MwOGeYD-BJn99i X-Proofpoint-ORIG-GUID: yBJDkjE5D8cRCsYlf8MwOGeYD-BJn99i X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.205,Aquarius:18.0.895,Hydra:6.0.545,FMLib:17.11.122.1 definitions=2022-10-26_07,2022-10-26_01,2022-06-22_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 bulkscore=0 mlxlogscore=728 clxscore=1015 mlxscore=0 phishscore=0 suspectscore=0 spamscore=0 priorityscore=1501 lowpriorityscore=0 adultscore=0 impostorscore=0 malwarescore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.12.0-2210170000 definitions=main-2210260107 X-Spam-Status: No, score=-2.8 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_LOW,SPF_HELO_NONE, SPF_PASS,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1747778344892890133?= X-GMAIL-MSGID: =?utf-8?q?1747778344892890133?= |
Series |
clk: qcom: Add clocks for the QDU1000 and QRU1000 SoCs
|
|
Commit Message
Melody Olvera
Oct. 26, 2022, 7:04 p.m. UTC
Add compatible fields for QDU1000 and QRU1000 pdcs.
Signed-off-by: Melody Olvera <quic_molvera@quicinc.com>
---
.../devicetree/bindings/interrupt-controller/qcom,pdc.yaml | 1 +
1 file changed, 1 insertion(+)
Comments
On 26/10/2022 15:04, Melody Olvera wrote: > Add compatible fields for QDU1000 and QRU1000 pdcs. > > Signed-off-by: Melody Olvera <quic_molvera@quicinc.com> Looks ok, except usual stuff to fix... Best regards, Krzysztof
Quoting Melody Olvera (2022-10-26 12:04:41) > Add compatible fields for QDU1000 and QRU1000 pdcs. > > Signed-off-by: Melody Olvera <quic_molvera@quicinc.com> > --- Is there a reason why this patch continues to be included in what is otherwise a clk driver patch series? Can this patch be sent separately from the clk patches (and not Cced to clk maintainers/list) in the future?
On 10/27/2022 11:22 AM, Stephen Boyd wrote: > Quoting Melody Olvera (2022-10-26 12:04:41) >> Add compatible fields for QDU1000 and QRU1000 pdcs. >> >> Signed-off-by: Melody Olvera <quic_molvera@quicinc.com> >> --- > Is there a reason why this patch continues to be included in what is > otherwise a clk driver patch series? Can this patch be sent separately > from the clk patches (and not Cced to clk maintainers/list) in the > future? Sure thing. On reflection, this belongs with the misc support patches. Thanks, Melody
Quoting Melody Olvera (2022-10-27 14:31:08) > > > On 10/27/2022 11:22 AM, Stephen Boyd wrote: > > Quoting Melody Olvera (2022-10-26 12:04:41) > >> Add compatible fields for QDU1000 and QRU1000 pdcs. > >> > >> Signed-off-by: Melody Olvera <quic_molvera@quicinc.com> > >> --- > > Is there a reason why this patch continues to be included in what is > > otherwise a clk driver patch series? Can this patch be sent separately > > from the clk patches (and not Cced to clk maintainers/list) in the > > future? > Sure thing. On reflection, this belongs with the misc support patches. > Thanks!
On Thu, Oct 27, 2022 at 02:31:08PM -0700, Melody Olvera wrote: > > > On 10/27/2022 11:22 AM, Stephen Boyd wrote: > > Quoting Melody Olvera (2022-10-26 12:04:41) > >> Add compatible fields for QDU1000 and QRU1000 pdcs. > >> > >> Signed-off-by: Melody Olvera <quic_molvera@quicinc.com> > >> --- > > Is there a reason why this patch continues to be included in what is > > otherwise a clk driver patch series? Can this patch be sent separately > > from the clk patches (and not Cced to clk maintainers/list) in the > > future? > Sure thing. On reflection, this belongs with the misc support patches. > Even better, the "misc" series goes through my tree but this patch is unrelated. So if you send it on it's own it could just be picked up by the PDC maintainer (or Rob). Regards, Bjorn
On 11/7/2022 9:16 AM, Bjorn Andersson wrote: > On Thu, Oct 27, 2022 at 02:31:08PM -0700, Melody Olvera wrote: >> >> On 10/27/2022 11:22 AM, Stephen Boyd wrote: >>> Quoting Melody Olvera (2022-10-26 12:04:41) >>>> Add compatible fields for QDU1000 and QRU1000 pdcs. >>>> >>>> Signed-off-by: Melody Olvera <quic_molvera@quicinc.com> >>>> --- >>> Is there a reason why this patch continues to be included in what is >>> otherwise a clk driver patch series? Can this patch be sent separately >>> from the clk patches (and not Cced to clk maintainers/list) in the >>> future? >> Sure thing. On reflection, this belongs with the misc support patches. >> > Even better, the "misc" series goes through my tree but this patch is > unrelated. So if you send it on it's own it could just be picked up by > the PDC maintainer (or Rob). > > Sure thing. I'll just send each on their own. Thanks, Melody
diff --git a/Documentation/devicetree/bindings/interrupt-controller/qcom,pdc.yaml b/Documentation/devicetree/bindings/interrupt-controller/qcom,pdc.yaml index b6f56cf5fbe3..afeed7b8c0fa 100644 --- a/Documentation/devicetree/bindings/interrupt-controller/qcom,pdc.yaml +++ b/Documentation/devicetree/bindings/interrupt-controller/qcom,pdc.yaml @@ -26,6 +26,7 @@ properties: compatible: items: - enum: + - qcom,qdu1000-pdc - qcom,sc7180-pdc - qcom,sc7280-pdc - qcom,sdm845-pdc