From patchwork Mon Oct 24 11:26:40 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Greg KH X-Patchwork-Id: 10078 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a5d:6687:0:0:0:0:0 with SMTP id l7csp624898wru; Mon, 24 Oct 2022 12:52:57 -0700 (PDT) X-Google-Smtp-Source: AMsMyM6ORDgzCCwQhBeNHaauFQPdvINDl4IEJKPPQfILdbjprFZdtDxgWACrdVuBabN+lybb4S1/ X-Received: by 2002:a17:902:cf03:b0:179:b7fe:dc90 with SMTP id i3-20020a170902cf0300b00179b7fedc90mr36161701plg.112.1666641177154; Mon, 24 Oct 2022 12:52:57 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1666641177; cv=none; d=google.com; s=arc-20160816; b=tlTrQqxeXiK24iKKeG5wq03fUpAz+wCZOmVNtD4d4C/xId+kofFjj6cCVWBeoyYxf+ OmlJj6nvPvvLh5U13VU1ZPVGqi0v7AJbY2r9K8M/wv5fmlX1qP6o9G92Oxxw4WnTQ6RJ lvSngVh9TCEYe3wDo4VJY9YZdL7izRVHV+qEI6DPYPZiMHUxMuuEygrE2zd8wSHAAaGZ Nt1200WPPYXp8rpZ78yMLtNor28JDyd5963eKWVM7Ad2QFJHcgSqHnrDS7Rj5VDdsdpD RTUs+5BhwfNiGmCNee455TdCIaMRiKgVLwwAzuuWBT8BzqwN4T2pRWqn6hga3FMhhwbH EJfg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :user-agent:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=IEcxV4W9bhu5AirGGBb5uj6/k7KyqiqCoFByS9+CY/E=; b=VXov2uD15j8MLjseYTSu67299z4Ky+UrxEm/FjiM79KqQBbtpqH6URy8UtgC8bVWTR qk77ywmbaa9EaAo5ulZubiSOX9kPOAYJlXuB49Sibkzs9y89cIOnXa96ST5ka67VLPP4 Wfl0hmtosXYrkZoXaFS0NjNdgPWW+Gj1pKkudjLSwEr9CJyck3FRKTIC5bRRrCYzyLaX pwpm9ZrN9uSiZrxs6LYzvt7PBojilRh3UXhxB4IfV2wT1Rqcw1pRUnO9ZZ5i/e8KXewd qjc+t1JefG8jaSQ27dz/I9IEqfYH4rPQbc+YcMeag0OgceWwbN+MwkexBQXdVUSfNhdl P/uA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linuxfoundation.org header.s=korg header.b=MbO0XkKr; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linuxfoundation.org Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id pg14-20020a17090b1e0e00b0020ad8a730dbsi999964pjb.58.2022.10.24.12.52.44; Mon, 24 Oct 2022 12:52:57 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@linuxfoundation.org header.s=korg header.b=MbO0XkKr; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linuxfoundation.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233677AbiJXTwP (ORCPT + 99 others); Mon, 24 Oct 2022 15:52:15 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:57814 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233521AbiJXTvn (ORCPT ); Mon, 24 Oct 2022 15:51:43 -0400 Received: from ams.source.kernel.org (ams.source.kernel.org [IPv6:2604:1380:4601:e00::1]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id A0A69117026; Mon, 24 Oct 2022 11:17:07 -0700 (PDT) Received: from smtp.kernel.org (relay.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ams.source.kernel.org (Postfix) with ESMTPS id B40A2B81732; Mon, 24 Oct 2022 12:35:29 +0000 (UTC) Received: by smtp.kernel.org (Postfix) with ESMTPSA id 0E706C433D6; Mon, 24 Oct 2022 12:35:27 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=linuxfoundation.org; s=korg; t=1666614928; bh=D7qdgTOpAsDg7XY7gWwoz+oQJCax0UMQSDq2ItXz8/U=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=MbO0XkKrlG+54qTRMULLmrVjtiiFpuxIX1s4z8kvUSwXpI6nIJSj+2LzgtSwQgqNM 3A8B5IoeKAeZoXOIBVYQ8cm1Mph4DOQkN1i2GF/RSNRDWFXXabkBVZFRiF4vGTbSZA 5mUL8WeoVq2G/WGo1eN2VZS31mxuVvfA2nHHBrmo= From: Greg Kroah-Hartman To: linux-kernel@vger.kernel.org Cc: Greg Kroah-Hartman , stable@vger.kernel.org, James Morse , Catalin Marinas Subject: [PATCH 5.15 056/530] arm64: errata: Add Cortex-A55 to the repeat tlbi list Date: Mon, 24 Oct 2022 13:26:40 +0200 Message-Id: <20221024113047.576950339@linuxfoundation.org> X-Mailer: git-send-email 2.38.1 In-Reply-To: <20221024113044.976326639@linuxfoundation.org> References: <20221024113044.976326639@linuxfoundation.org> User-Agent: quilt/0.67 MIME-Version: 1.0 X-Spam-Status: No, score=-7.6 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_HI, SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1747599938982639654?= X-GMAIL-MSGID: =?utf-8?q?1747599938982639654?= From: James Morse commit 171df58028bf4649460fb146a56a58dcb0c8f75a upstream. Cortex-A55 is affected by an erratum where in rare circumstances the CPUs may not handle a race between a break-before-make sequence on one CPU, and another CPU accessing the same page. This could allow a store to a page that has been unmapped. Work around this by adding the affected CPUs to the list that needs TLB sequences to be done twice. Signed-off-by: James Morse Cc: Link: https://lore.kernel.org/r/20220930131959.3082594-1-james.morse@arm.com Signed-off-by: Catalin Marinas Signed-off-by: Greg Kroah-Hartman --- Documentation/arm64/silicon-errata.rst | 2 ++ arch/arm64/Kconfig | 17 +++++++++++++++++ arch/arm64/kernel/cpu_errata.c | 5 +++++ 3 files changed, 24 insertions(+) --- a/Documentation/arm64/silicon-errata.rst +++ b/Documentation/arm64/silicon-errata.rst @@ -68,6 +68,8 @@ stable kernels. +----------------+-----------------+-----------------+-----------------------------+ | ARM | Cortex-A55 | #1530923 | ARM64_ERRATUM_1530923 | +----------------+-----------------+-----------------+-----------------------------+ +| ARM | Cortex-A55 | #2441007 | ARM64_ERRATUM_2441007 | ++----------------+-----------------+-----------------+-----------------------------+ | ARM | Cortex-A57 | #832075 | ARM64_ERRATUM_832075 | +----------------+-----------------+-----------------+-----------------------------+ | ARM | Cortex-A57 | #852523 | N/A | --- a/arch/arm64/Kconfig +++ b/arch/arm64/Kconfig @@ -596,6 +596,23 @@ config ARM64_ERRATUM_1530923 config ARM64_WORKAROUND_REPEAT_TLBI bool +config ARM64_ERRATUM_2441007 + bool "Cortex-A55: Completion of affected memory accesses might not be guaranteed by completion of a TLBI" + default y + select ARM64_WORKAROUND_REPEAT_TLBI + help + This option adds a workaround for ARM Cortex-A55 erratum #2441007. + + Under very rare circumstances, affected Cortex-A55 CPUs + may not handle a race between a break-before-make sequence on one + CPU, and another CPU accessing the same page. This could allow a + store to a page that has been unmapped. + + Work around this by adding the affected CPUs to the list that needs + TLB sequences to be done twice. + + If unsure, say Y. + config ARM64_ERRATUM_1286807 bool "Cortex-A76: Modification of the translation table for a virtual address might lead to read-after-read ordering violation" default y --- a/arch/arm64/kernel/cpu_errata.c +++ b/arch/arm64/kernel/cpu_errata.c @@ -214,6 +214,11 @@ static const struct arm64_cpu_capabiliti ERRATA_MIDR_RANGE(MIDR_QCOM_KRYO_4XX_GOLD, 0xc, 0xe, 0xf, 0xe), }, #endif +#ifdef CONFIG_ARM64_ERRATUM_2441007 + { + ERRATA_MIDR_ALL_VERSIONS(MIDR_CORTEX_A55), + }, +#endif #ifdef CONFIG_ARM64_ERRATUM_2441009 { /* Cortex-A510 r0p0 -> r1p1. Fixed in r1p2 */