From patchwork Sat Oct 22 07:26:00 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Greg KH X-Patchwork-Id: 7514 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a5d:4242:0:0:0:0:0 with SMTP id s2csp1105086wrr; Sat, 22 Oct 2022 01:34:05 -0700 (PDT) X-Google-Smtp-Source: AMsMyM7FhvRwdnlTlC4GxnbyCT8VRKVVx1NtKeLWY360MyzdVGL6FDGQGFpLYRfUJx2971j2E9S8 X-Received: by 2002:a65:4bc3:0:b0:439:103b:fc35 with SMTP id p3-20020a654bc3000000b00439103bfc35mr19586987pgr.248.1666427645127; Sat, 22 Oct 2022 01:34:05 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1666427645; cv=none; d=google.com; s=arc-20160816; b=Lev4Q18nB7gF2vjuoypB4W8uycDfU77hcgyfdSyMDliKq0gPegEND1gSmZ5sBd0VD7 Z+M/bOKPYeJOYBDl6TVW/k96oLYuTsxf6cFNxRFjH5tMhzKmUc5gzr/+HiBuGy+nFMH1 AExhlJKkDX0KpeewoGgg+sksKcX+O5DfGlnr2IXMJP1pCSIARTQAgsowVmDHrt19q9vS jLglXY/eNM3U8bxQfDzGBPxanHeG7g1DWsG0DZAwiXvua3JuUbd3QrV2WU6AXSfvo5VN q1ub1PJWiGkLz+K8UgZ6zKYP3PjNmMts8xT4lA7fwIsXUivcj0iQO1UZRbxs4+0WG0Ex 8MJw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :user-agent:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=g1BD2pRscx3BLuLNatvPMtlqb/wTaXyZbIfEzXs7GjY=; b=rcCEzrGvYJ3eAEJLuop27at0SZoIcjhDLbc3u/7KqLkvew22M2RHTy2cH57vblBX4V ApNEEbJq3cHex2Tlnerl6pp5Ka0Fcfp5meZCMqaGldk9sxuJ8LlnBXqws1igbxsbPTYB jiXz4KJmHwI3UxFO/qqCsF6cIs0q/xWRUUQJSDLGL3C+JFhtDumuLj37iXbjH2fuXyw5 qBaEGRUNjRPX2DZyXQ7aKAeviLp0oVpuM3yTivpXzGREDcyU/0FCPW8wKC4sv8pjViXZ dgv6NznA/sETrsmImZNXcftXLcdvFL9QphGA88802aFffFaOrRH2hoFHlaGVg1BFZ+UI lXXw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linuxfoundation.org header.s=korg header.b=Fbb246jq; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linuxfoundation.org Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id m185-20020a633fc2000000b0043c69a39e26si27932615pga.215.2022.10.22.01.33.48; Sat, 22 Oct 2022 01:34:05 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@linuxfoundation.org header.s=korg header.b=Fbb246jq; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linuxfoundation.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232870AbiJVIT6 (ORCPT + 99 others); Sat, 22 Oct 2022 04:19:58 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:52158 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233538AbiJVIRS (ORCPT ); Sat, 22 Oct 2022 04:17:18 -0400 Received: from ams.source.kernel.org (ams.source.kernel.org [IPv6:2604:1380:4601:e00::1]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 86FBF2DCB3C; Sat, 22 Oct 2022 00:57:39 -0700 (PDT) Received: from smtp.kernel.org (relay.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ams.source.kernel.org (Postfix) with ESMTPS id 7BE8FB82DF2; Sat, 22 Oct 2022 07:56:19 +0000 (UTC) Received: by smtp.kernel.org (Postfix) with ESMTPSA id DB6A0C433D6; Sat, 22 Oct 2022 07:56:17 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=linuxfoundation.org; s=korg; t=1666425378; bh=hDIWTXnFPYaCL2NW+LTf3CWQC5jgrfHnhKhZtQhXzUs=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=Fbb246jqk8ESfzLCQWvaB45xJApAna+2zkwlAH5jC3cOrOVD3nJSNfjCLqn01V5Q0 afoBRNbw9TR69gnn4IGu7xuNUAvzQftcchyJAOxWHTN5vBMCAzXvJelxPMr6BtxHKy Hsni3CqFcXFKGOZ43+1yCh6srg0XfQRUV3FdUTdY= From: Greg Kroah-Hartman To: linux-kernel@vger.kernel.org Cc: Greg Kroah-Hartman , stable@vger.kernel.org, Serge Semin , Stephen Boyd , Sasha Levin Subject: [PATCH 5.19 481/717] clk: baikal-t1: Fix invalid xGMAC PTP clock divider Date: Sat, 22 Oct 2022 09:26:00 +0200 Message-Id: <20221022072519.650141583@linuxfoundation.org> X-Mailer: git-send-email 2.38.1 In-Reply-To: <20221022072415.034382448@linuxfoundation.org> References: <20221022072415.034382448@linuxfoundation.org> User-Agent: quilt/0.67 MIME-Version: 1.0 X-Spam-Status: No, score=-7.3 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_HI, SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1747376034719898855?= X-GMAIL-MSGID: =?utf-8?q?1747376034719898855?= From: Serge Semin [ Upstream commit 3c742088686ce922704aec5b11d09bcc5a396589 ] Most likely due to copy-paste mistake the divider has been set to 10 while according to the SoC reference manual it's supposed to be 8 thus having PTP clock frequency of 156.25 MHz. Fixes: 353afa3a8d2e ("clk: Add Baikal-T1 CCU Dividers driver") Signed-off-by: Serge Semin Link: https://lore.kernel.org/r/20220929225402.9696-3-Sergey.Semin@baikalelectronics.ru Signed-off-by: Stephen Boyd Signed-off-by: Sasha Levin --- drivers/clk/baikal-t1/clk-ccu-div.c | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/drivers/clk/baikal-t1/clk-ccu-div.c b/drivers/clk/baikal-t1/clk-ccu-div.c index f141fda12b09..ea77eec40ddd 100644 --- a/drivers/clk/baikal-t1/clk-ccu-div.c +++ b/drivers/clk/baikal-t1/clk-ccu-div.c @@ -207,7 +207,7 @@ static const struct ccu_div_info sys_info[] = { CCU_DIV_GATE_INFO(CCU_SYS_XGMAC_REF_CLK, "sys_xgmac_ref_clk", "eth_clk", CCU_SYS_XGMAC_BASE, 8), CCU_DIV_FIXED_INFO(CCU_SYS_XGMAC_PTP_CLK, "sys_xgmac_ptp_clk", - "eth_clk", 10), + "eth_clk", 8), CCU_DIV_GATE_INFO(CCU_SYS_USB_CLK, "sys_usb_clk", "eth_clk", CCU_SYS_USB_BASE, 10), CCU_DIV_VAR_INFO(CCU_SYS_PVT_CLK, "sys_pvt_clk",