From patchwork Thu Oct 20 07:35:27 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Huacai Chen X-Patchwork-Id: 6011 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a5d:4ac7:0:0:0:0:0 with SMTP id y7csp118436wrs; Thu, 20 Oct 2022 00:43:06 -0700 (PDT) X-Google-Smtp-Source: AMsMyM6pQFhSTxBT3NVCs9SQDO24/CNgFttW5GfVr812KHOS8Fob6U2/spuILwJQDFheHtwl2eoH X-Received: by 2002:a62:8495:0:b0:563:321a:913c with SMTP id k143-20020a628495000000b00563321a913cmr12745321pfd.55.1666251785849; Thu, 20 Oct 2022 00:43:05 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1666251785; cv=none; d=google.com; s=arc-20160816; b=r3Ip2BKrUvzgSwYSR62DvF7d+oO22ogyHZyVNWfm/XNzFztGf68V5PU7+vVxNLnMHO UGL3SSc3NObQIFLShyQRMXJ5bfKTH5yCCulQh2mBtFFYxxyKpNR9ObeQbPwAMDkp5Xxe L3A2ul4j/qfLi9RTr3FxmCJn+6Bzn2FA8DYt7xUqcL9jjL2rgWP5Tq89iEJyP1DnOVyJ 6n484bfWGywznbiVsSvQw/ibfndrgTYxeEttdU9aJrEEc5mih0W5Mp4l60FLpysyuW+W lSApQ1r6exi5S499vGgCXWOFaqC4X2FrwI8j0R0yzfvQ5vo/qeNQSEHhb0Ggm8LLi7H6 VsTQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=6XifCLeTLId+XvzcE54Os8NYWc1ajxnAOQrjmExoOyg=; b=ZCg436pN1UJykBWkztMdmAF3NV9UwJ7xGyoW6/nV8HJT5QAe+moFhWRbHzpUH5kVvd U6m8iCKjF8sBRulWLfy5ukCeoiBvnCQz1I2hDmnRjGcNeamzVrix+oO4GtT3p/csAsNd 3WeeGrO2LtSc/3u4DZ51Dc+R1osY2J6O4VhvlD23jns92cq+zgdAdWpIZidbvCRqGji5 XJ1SXH6v++LTuKNfvdM17hhqspuHeGjPJYgQFVH7fXVIqRHLZYqIxe9rQPwas9rEw9WS oZYLbYGbBmQ7iXJ4j2+uX1QpMX2jnO6WLoznD2FVJqBj0Tf9fhr2T1Z+FpDcd73L02hm 65nQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id d4-20020a170902854400b0017dafc02313si20776767plo.92.2022.10.20.00.42.52; Thu, 20 Oct 2022 00:43:05 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230376AbiJTHjU (ORCPT + 99 others); Thu, 20 Oct 2022 03:39:20 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:48170 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230388AbiJTHjH (ORCPT ); Thu, 20 Oct 2022 03:39:07 -0400 Received: from dfw.source.kernel.org (dfw.source.kernel.org [IPv6:2604:1380:4641:c500::1]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 639F0175362 for ; Thu, 20 Oct 2022 00:39:06 -0700 (PDT) Received: from smtp.kernel.org (relay.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by dfw.source.kernel.org (Postfix) with ESMTPS id EE14A61A3E for ; Thu, 20 Oct 2022 07:39:05 +0000 (UTC) Received: by smtp.kernel.org (Postfix) with ESMTPSA id 69D01C433D6; Thu, 20 Oct 2022 07:39:03 +0000 (UTC) From: Huacai Chen To: Thomas Gleixner , Marc Zyngier Cc: loongarch@lists.linux.dev, linux-kernel@vger.kernel.org, Xuefeng Li , Huacai Chen , Jiaxun Yang , Huacai Chen Subject: [PATCH V2 4/4] irqchip/loongson-pch-lpc: Add suspend/resume support Date: Thu, 20 Oct 2022 15:35:27 +0800 Message-Id: <20221020073527.541845-5-chenhuacai@loongson.cn> X-Mailer: git-send-email 2.31.1 In-Reply-To: <20221020073527.541845-1-chenhuacai@loongson.cn> References: <20221020073527.541845-1-chenhuacai@loongson.cn> MIME-Version: 1.0 X-Spam-Status: No, score=-6.7 required=5.0 tests=BAYES_00, HEADER_FROM_DIFFERENT_DOMAINS,RCVD_IN_DNSWL_HI,SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1747191632963605235?= X-GMAIL-MSGID: =?utf-8?q?1747191632963605235?= Add suspend/resume support for PCH-LPC irqchip, which is needed for upcoming suspend/hibernation. Signed-off-by: Huacai Chen --- drivers/irqchip/irq-loongson-pch-lpc.c | 25 +++++++++++++++++++++++++ 1 file changed, 25 insertions(+) diff --git a/drivers/irqchip/irq-loongson-pch-lpc.c b/drivers/irqchip/irq-loongson-pch-lpc.c index bf2324910a75..9b35492fb6be 100644 --- a/drivers/irqchip/irq-loongson-pch-lpc.c +++ b/drivers/irqchip/irq-loongson-pch-lpc.c @@ -13,6 +13,7 @@ #include #include #include +#include /* Registers */ #define LPC_INT_CTL 0x00 @@ -34,6 +35,7 @@ struct pch_lpc { u32 saved_reg_pol; }; +static struct pch_lpc *pch_lpc_priv; struct fwnode_handle *pch_lpc_handle; static void lpc_irq_ack(struct irq_data *d) @@ -147,6 +149,26 @@ static int pch_lpc_disabled(struct pch_lpc *priv) (readl(priv->base + LPC_INT_STS) == 0xffffffff); } +static int pch_lpc_suspend(void) +{ + pch_lpc_priv->saved_reg_ctl = readl(pch_lpc_priv->base + LPC_INT_CTL); + pch_lpc_priv->saved_reg_ena = readl(pch_lpc_priv->base + LPC_INT_ENA); + pch_lpc_priv->saved_reg_pol = readl(pch_lpc_priv->base + LPC_INT_POL); + return 0; +} + +static void pch_lpc_resume(void) +{ + writel(pch_lpc_priv->saved_reg_ctl, pch_lpc_priv->base + LPC_INT_CTL); + writel(pch_lpc_priv->saved_reg_ena, pch_lpc_priv->base + LPC_INT_ENA); + writel(pch_lpc_priv->saved_reg_pol, pch_lpc_priv->base + LPC_INT_POL); +} + +static struct syscore_ops pch_lpc_syscore_ops = { + .suspend = pch_lpc_suspend, + .resume = pch_lpc_resume, +}; + int __init pch_lpc_acpi_init(struct irq_domain *parent, struct acpi_madt_lpc_pic *acpi_pchlpc) { @@ -191,7 +213,10 @@ int __init pch_lpc_acpi_init(struct irq_domain *parent, parent_irq = irq_create_fwspec_mapping(&fwspec); irq_set_chained_handler_and_data(parent_irq, lpc_irq_dispatch, priv); + pch_lpc_priv = priv; pch_lpc_handle = irq_handle; + register_syscore_ops(&pch_lpc_syscore_ops); + return 0; free_irq_handle: