From patchwork Wed Oct 19 09:50:31 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: "Li, Xin3" X-Patchwork-Id: 5302 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a5d:4ac7:0:0:0:0:0 with SMTP id y7csp282953wrs; Wed, 19 Oct 2022 05:03:56 -0700 (PDT) X-Google-Smtp-Source: AMsMyM7CCzTZ8/V92qlf+VEIxvLFuFmGkcMa9S47S1gwqcfhAWIwqhOiQMWIG212RC5WMSMD3MYK X-Received: by 2002:a63:2318:0:b0:452:598a:92de with SMTP id j24-20020a632318000000b00452598a92demr7098917pgj.73.1666181035641; Wed, 19 Oct 2022 05:03:55 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1666181035; cv=none; d=google.com; s=arc-20160816; b=C3Ww32i39jm/DMhYIUKCRci8Qp8osfAkmso2/HtYguBpfa1jczPHr2zRovkMDTyy2z 0gtZtkVYWt/HotGGlrzwTU5YOUlRj61d3ird17BvI+gcL7TPDXxnaASB8uyiz+Q1N8WM A0/tSEfE8qDB7WbTBLcxPEdXVoPGGS7G5hMfAX/7/YEnNEQEoLbXOSO4697Echv97Py1 fpVs0SUmQBLN3/5C2iEmJLC7ucR0vWjSe9CVquMDRFY8mqPGWCrUQZMODS0Y5jL/8tl9 wfYNOr9FKo4GmJRxvkAVADbgf/6bvbdvLkRquIw6z0T53iY0eegxe21+38Va0DLr/pRQ Y/eg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=WK75LJqjlM8iCMlED9BLIfyUQh0yxD8V+XF8Nk9+IW8=; b=CHWtL+44JipubMejlVvMomoIZvjKZN9BDrbK5fIys1zuQMwDjmjSzWcnKSFFASYewi Vun27Pybgr2t4i2S0rj/B6Pxcq64uHcU4nGjO8Tz5ZPt2bXPDJVkHWakp7xEYTsnBpyo D/axGif+TDV/qRfTVEgJPHPbXCfwyQMh22wp2KJA6JjvlLXpZQeCXbfzOHAXS2hKG2tR 592grVu7VCMfZzuFjv6dk1k0vpKguo2SvtbyoozDuuaS20XNy2tUrSj3tbfZrAZLbjri l/JMfOsJeEJx9MlT+CIYjj4UG9XrErf6zlw0DnzIX9FvTF3cyT7cjOkGkBBCeHYkTj9G p+xw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=ignOS9oK; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id l62-20020a639141000000b0043a0121bb28si18962938pge.811.2022.10.19.05.03.42; Wed, 19 Oct 2022 05:03:55 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=ignOS9oK; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231989AbiJSMAr (ORCPT + 99 others); Wed, 19 Oct 2022 08:00:47 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:44304 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232105AbiJSL7f (ORCPT ); Wed, 19 Oct 2022 07:59:35 -0400 Received: from mga03.intel.com (mga03.intel.com [134.134.136.65]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 26BD8183E35 for ; Wed, 19 Oct 2022 04:37:55 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1666179475; x=1697715475; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=FwpnNa97Mj/Phd95ve5SDiYa4ysBAsIf7rLrYAdSLJI=; b=ignOS9oKZAQ12MOD4Pr3qZjWgd+0DbcDcTERSM/oAtoap2YiCgJhxDm0 ZTu5ZWk/o3nDgycMgOxg2y5YwZVVizNrBZMDKwSBdOLPdsUxtEIzTe8qY qvUJ568aIXeEfQfk9+XBph1uY90Hqb/Q/GjlJasZ4HyXvHGjk2CHkPetU a8tlxNvBLnMNKZ1dblIFF04/u5x0iSRmlsoGj6B23Pu8JtqduvL5aZNAT KnyV+Kk2IknMI9bpS81KQGaEYKYF50wukQuzretrI64t8j7VRe0jfgRzU CY0W1MdTHnQDH4defRA7JWL0ZxnEl2fkAE35WPWhUwVoUxetY4vIVvlZX w==; X-IronPort-AV: E=McAfee;i="6500,9779,10504"; a="308054293" X-IronPort-AV: E=Sophos;i="5.95,195,1661842800"; d="scan'208";a="308054293" Received: from fmsmga008.fm.intel.com ([10.253.24.58]) by orsmga103.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 19 Oct 2022 03:13:32 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=McAfee;i="6500,9779,10504"; a="692312610" X-IronPort-AV: E=Sophos;i="5.95,195,1661842800"; d="scan'208";a="692312610" Received: from unknown (HELO fred..) ([172.25.112.68]) by fmsmga008.fm.intel.com with ESMTP; 19 Oct 2022 03:13:31 -0700 From: Xin Li To: linux-kernel@vger.kernel.org, x86@kernel.org Cc: tglx@linutronix.de, mingo@redhat.com, bp@alien8.de, dave.hansen@linux.intel.com, hpa@zytor.com, peterz@infradead.org, brgerst@gmail.com, chang.seok.bae@intel.com Subject: [PATCH v4 1/5] x86/cpufeature: add the cpu feature bit for LKGS Date: Wed, 19 Oct 2022 02:50:31 -0700 Message-Id: <20221019095035.10823-2-xin3.li@intel.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20221019095035.10823-1-xin3.li@intel.com> References: <20221019095035.10823-1-xin3.li@intel.com> MIME-Version: 1.0 X-Spam-Status: No, score=-4.7 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED, SPF_HELO_NONE,SPF_NONE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1747117445671596588?= X-GMAIL-MSGID: =?utf-8?q?1747117445671596588?= From: "H. Peter Anvin (Intel)" Add the CPU feature bit for LKGS (Load "Kernel" GS). LKGS instruction is introduced with Intel FRED (flexible return and event delivery) specificaton https://cdrdv2.intel.com/v1/dl/getContent/678938. LKGS behaves like the MOV to GS instruction except that it loads the base address into the IA32_KERNEL_GS_BASE MSR instead of the GS segment’s descriptor cache, which is exactly what Linux kernel does to load a user level GS base. Thus, with LKGS, there is no need to SWAPGS away from the kernel GS base. Signed-off-by: H. Peter Anvin (Intel) Signed-off-by: Xin Li --- Change since V2: * add "" not to show "lkgs" in /proc/cpuinfo (Chang S. Bae). --- arch/x86/include/asm/cpufeatures.h | 1 + tools/arch/x86/include/asm/cpufeatures.h | 1 + 2 files changed, 2 insertions(+) diff --git a/arch/x86/include/asm/cpufeatures.h b/arch/x86/include/asm/cpufeatures.h index b71f4f2ecdd5..3dc1a48c2796 100644 --- a/arch/x86/include/asm/cpufeatures.h +++ b/arch/x86/include/asm/cpufeatures.h @@ -308,6 +308,7 @@ /* Intel-defined CPU features, CPUID level 0x00000007:1 (EAX), word 12 */ #define X86_FEATURE_AVX_VNNI (12*32+ 4) /* AVX VNNI instructions */ #define X86_FEATURE_AVX512_BF16 (12*32+ 5) /* AVX512 BFLOAT16 instructions */ +#define X86_FEATURE_LKGS (12*32+ 18) /* "" Load "kernel" (userspace) gs */ /* AMD-defined CPU features, CPUID level 0x80000008 (EBX), word 13 */ #define X86_FEATURE_CLZERO (13*32+ 0) /* CLZERO instruction */ diff --git a/tools/arch/x86/include/asm/cpufeatures.h b/tools/arch/x86/include/asm/cpufeatures.h index ef4775c6db01..9d45071d1730 100644 --- a/tools/arch/x86/include/asm/cpufeatures.h +++ b/tools/arch/x86/include/asm/cpufeatures.h @@ -308,6 +308,7 @@ /* Intel-defined CPU features, CPUID level 0x00000007:1 (EAX), word 12 */ #define X86_FEATURE_AVX_VNNI (12*32+ 4) /* AVX VNNI instructions */ #define X86_FEATURE_AVX512_BF16 (12*32+ 5) /* AVX512 BFLOAT16 instructions */ +#define X86_FEATURE_LKGS (12*32+ 18) /* "" Load "kernel" (userspace) gs */ /* AMD-defined CPU features, CPUID level 0x80000008 (EBX), word 13 */ #define X86_FEATURE_CLZERO (13*32+ 0) /* CLZERO instruction */