From patchwork Wed Oct 19 08:31:08 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Greg KH X-Patchwork-Id: 4802 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a5d:4ac7:0:0:0:0:0 with SMTP id y7csp216395wrs; Wed, 19 Oct 2022 02:18:17 -0700 (PDT) X-Google-Smtp-Source: AMsMyM7J3JNprIbs3DW2Q11naOjOB7qjvsBmRMrRTH1TxvdD9TCmm3zB0b+8QIA8iCsMzmf1pxbg X-Received: by 2002:a05:6402:f83:b0:458:8c97:29af with SMTP id eh3-20020a0564020f8300b004588c9729afmr6443264edb.210.1666171097363; Wed, 19 Oct 2022 02:18:17 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1666171097; cv=none; d=google.com; s=arc-20160816; b=RbSu4pYl2GEJpBRXqMRTe5nUlPvVZ5TyXwVxIkCVGYU1ubCvANEcpZTk2V0fJibQkP CQUZ6rRhQvL06coA9HIPxKLgCvDUa5a/KSBYsN48q1CwWtsVng1dAGY/+lZfEdnk+GtE 7PAdMJzu8aR4AVnkmhf0hKlRyUVyi2m290nUMOrpoQyDWMYkHrjkQypq2VQlDzjq2YNW wp3rmD60qaM2Og2aEDytKeMmWtXYSv3rgLFgma2w4wW2CBTSqgkYz+kkIkx4ZGeBTBVo tXxIn6iAzroxlTg94pgRcMkfaNEcQbXRGnIRZdWCRopYM+u6wzIEBs3lr397hnKzm8hS rANA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :user-agent:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=6uAE3ooxfCfRaPEyOTN8dSX9k7p1mrvClZ/iBMbAZDU=; b=JjaQKUS4MQLRS58PxJBjZ108zJmybgWNUHiOYkWaUFHwjdgyUxiFRjm7ebXRfYrsjH VzD3jBVjy+zwjtYhBUfCHKYgsSBY+XpOwXxPt/NDo9gPdCdoFq66zLBhRI/+KKHFkYX/ FY4v+Ff367+iDXoKVaxDMJ/Erv4TBmQ/IIHxBo0dyVxSywPqFsEDDzvFEvq5i5XfH6bD u8ir21o1xYEMv5LRjXMCHB09cvrGA9hH4kTtNUNXE5ueCEQZldoJSinbgaJh+jEoGZfN MILcKTNM2WYoBwWubr51Hh2dWTU0LqOFvs/+V0LqXeja3QZzz3PXeyBTwgcrkzr9XEm3 kosg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linuxfoundation.org header.s=korg header.b=u6mvTUYi; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linuxfoundation.org Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id qf38-20020a1709077f2600b007823754ecd5si15096431ejc.43.2022.10.19.02.17.53; Wed, 19 Oct 2022 02:18:17 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@linuxfoundation.org header.s=korg header.b=u6mvTUYi; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linuxfoundation.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233226AbiJSJRN (ORCPT + 99 others); Wed, 19 Oct 2022 05:17:13 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:54008 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233225AbiJSJOP (ORCPT ); Wed, 19 Oct 2022 05:14:15 -0400 Received: from dfw.source.kernel.org (dfw.source.kernel.org [139.178.84.217]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 2F42811820; Wed, 19 Oct 2022 02:04:31 -0700 (PDT) Received: from smtp.kernel.org (relay.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by dfw.source.kernel.org (Postfix) with ESMTPS id 32680617EC; Wed, 19 Oct 2022 09:04:04 +0000 (UTC) Received: by smtp.kernel.org (Postfix) with ESMTPSA id 4B917C433D6; Wed, 19 Oct 2022 09:04:03 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=linuxfoundation.org; s=korg; t=1666170243; bh=Fjt2jIwBgVzTGqtp7I6RkWwJ6PuwF/5JIKJ4axJCIgg=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=u6mvTUYiHLo0YqOU+JWukgaIUh/6bfwgT8gxlmVnWXZPvHtKzja1y1rO36gu7l9O9 0w4T1VKiQjKEeq3kgPWli1X/bpRZdJCrcX1YPpsMFJAeKoKn8JU2/sLiAqAEUfj9Fu eYs70PidoS6mY9WPNFsSclEJrSZ+7ktNWtzTE6Y0= From: Greg Kroah-Hartman To: linux-kernel@vger.kernel.org Cc: Greg Kroah-Hartman , stable@vger.kernel.org, Chen-Yu Tsai , AngeloGioacchino Del Regno , Sasha Levin Subject: [PATCH 6.0 581/862] clk: mediatek: mt8183: mfgcfg: Propagate rate changes to parent Date: Wed, 19 Oct 2022 10:31:08 +0200 Message-Id: <20221019083315.630905870@linuxfoundation.org> X-Mailer: git-send-email 2.38.0 In-Reply-To: <20221019083249.951566199@linuxfoundation.org> References: <20221019083249.951566199@linuxfoundation.org> User-Agent: quilt/0.67 MIME-Version: 1.0 X-Spam-Status: No, score=-7.4 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_HI, SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1747107024603986851?= X-GMAIL-MSGID: =?utf-8?q?1747107024603986851?= From: Chen-Yu Tsai [ Upstream commit 9f94f545f258b15bfa6357eb62e1e307b712851e ] The only clock in the MT8183 MFGCFG block feeds the GPU. Propagate its rate change requests to its parent, so that DVFS for the GPU can work properly. Fixes: acddfc2c261b ("clk: mediatek: Add MT8183 clock support") Signed-off-by: Chen-Yu Tsai Reviewed-by: AngeloGioacchino Del Regno Signed-off-by: AngeloGioacchino Del Regno Link: https://lore.kernel.org/r/20220927101128.44758-3-angelogioacchino.delregno@collabora.com Signed-off-by: Chen-Yu Tsai Signed-off-by: Sasha Levin --- drivers/clk/mediatek/clk-mt8183-mfgcfg.c | 6 +++--- 1 file changed, 3 insertions(+), 3 deletions(-) diff --git a/drivers/clk/mediatek/clk-mt8183-mfgcfg.c b/drivers/clk/mediatek/clk-mt8183-mfgcfg.c index d774edaf760b..230299728859 100644 --- a/drivers/clk/mediatek/clk-mt8183-mfgcfg.c +++ b/drivers/clk/mediatek/clk-mt8183-mfgcfg.c @@ -18,9 +18,9 @@ static const struct mtk_gate_regs mfg_cg_regs = { .sta_ofs = 0x0, }; -#define GATE_MFG(_id, _name, _parent, _shift) \ - GATE_MTK(_id, _name, _parent, &mfg_cg_regs, _shift, \ - &mtk_clk_gate_ops_setclr) +#define GATE_MFG(_id, _name, _parent, _shift) \ + GATE_MTK_FLAGS(_id, _name, _parent, &mfg_cg_regs, _shift, \ + &mtk_clk_gate_ops_setclr, CLK_SET_RATE_PARENT) static const struct mtk_gate mfg_clks[] = { GATE_MFG(CLK_MFG_BG3D, "mfg_bg3d", "mfg_sel", 0)