From patchwork Mon Oct 17 19:25:27 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Andrew Davis X-Patchwork-Id: 3683 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a5d:4ac7:0:0:0:0:0 with SMTP id y7csp1609768wrs; Mon, 17 Oct 2022 12:33:38 -0700 (PDT) X-Google-Smtp-Source: AMsMyM6QWzhPaseeVipipisnW5UV6Bsjv9fJFxnexY2QjLMiTTEYbpc5c/Pr1ZgC/vlxQK/J1qMa X-Received: by 2002:a17:903:234f:b0:17f:6711:1f9f with SMTP id c15-20020a170903234f00b0017f67111f9fmr13162510plh.32.1666035218663; Mon, 17 Oct 2022 12:33:38 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1666035218; cv=none; d=google.com; s=arc-20160816; b=jR91Njlax8MoFZgzmZBa+0eXzgs6i9N+3iPNmLGH9hW5H+drFnRigIMFci1DEVj63V 3zFsXpgIJZ4vjx/cIj1U0YKgv4MBbJ3B2cZtjFIBcpc21rDcHNFY0mBcKoOlQL68RC0Z DPb4UJJQ/DOGYgcyzGfpmNdTUTby4hNhKS2ebBw7O+qnwbKfD4j6iDx/9p5FvRHchoge a17DWoB7wxi+E7/dWkpIXZmVwI3lMld/TylflCcXu5k8p5aLTeiaemMewlw8K0mshMkX vejKYZRz3pWI4Hj6U4RhCQMtFba3inlgjY8XgpjHRuGwmj/VZM1XfBxZEVnqOLeJsZKy IvBA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=m8x/qeVu9au51LYr+ryzo61c3z3eN15boOt8bGNAa/8=; b=dgghNJbDot2nqCDnRq2v5siFbAlfgxotLxTnBSCq0Au/nqwT7LyKeFGxiUgvbygO+t jAVTJCpU2qE1aOaT964T+97TU417OE2d23FqPTotWG0qbaCZv+2JoO+Vv5SQoTW5dXMO azyKBRj8+E2afiiViozFHqlCcv5BHqxGzbWAxGyZKtcdSH98rMSNMp9AD4ltTbNLWsCC RI8I74/soNHzjcICue7BTAew6zJpWAAlU8XC7ajg2NInL6wfW+CpcIIDKXe9w1nOdRRO tjYiUZE4DWj/QNM21Q1xAy7sFSO80qEjKz42SvehVtyFY//mC1DOgzuvT1poD89s22Iy 18BQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=MpVYR7r+; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id t12-20020a63954c000000b0045ff2a2f56dsi12330767pgn.508.2022.10.17.12.33.25; Mon, 17 Oct 2022 12:33:38 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=MpVYR7r+; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231209AbiJQT0t (ORCPT + 99 others); Mon, 17 Oct 2022 15:26:49 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:45546 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231129AbiJQT0S (ORCPT ); Mon, 17 Oct 2022 15:26:18 -0400 Received: from lelv0143.ext.ti.com (lelv0143.ext.ti.com [198.47.23.248]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 9E16D77551; Mon, 17 Oct 2022 12:26:04 -0700 (PDT) Received: from fllv0035.itg.ti.com ([10.64.41.0]) by lelv0143.ext.ti.com (8.15.2/8.15.2) with ESMTP id 29HJPaNd120485; Mon, 17 Oct 2022 14:25:36 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1666034736; bh=m8x/qeVu9au51LYr+ryzo61c3z3eN15boOt8bGNAa/8=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=MpVYR7r+wQfSHbHl6WsGSIsg8YmDahDuGNqcjgnYtUrA6wx9HrpfIwrWnlez73aVs 48MC4+PpToqY17UDpbkb3ybCq4xuG8DQxEfYelNTCzgWrdzOJk5HCf907kWNvBbTrz /3TteOneZfRhBnqcDQGVjyWIGbkrVVEHJ/QzFsHo= Received: from DLEE111.ent.ti.com (dlee111.ent.ti.com [157.170.170.22]) by fllv0035.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 29HJPZXq086722 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Mon, 17 Oct 2022 14:25:36 -0500 Received: from DLEE102.ent.ti.com (157.170.170.32) by DLEE111.ent.ti.com (157.170.170.22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.6; Mon, 17 Oct 2022 14:25:35 -0500 Received: from lelv0326.itg.ti.com (10.180.67.84) by DLEE102.ent.ti.com (157.170.170.32) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.6 via Frontend Transport; Mon, 17 Oct 2022 14:25:35 -0500 Received: from ula0226330.dal.design.ti.com (ileaxei01-snat2.itg.ti.com [10.180.69.6]) by lelv0326.itg.ti.com (8.15.2/8.15.2) with ESMTP id 29HJPWXM026106; Mon, 17 Oct 2022 14:25:35 -0500 From: Andrew Davis To: Nishanth Menon , Vignesh Raghavendra , Tero Kristo , Rob Herring , Krzysztof Kozlowski , , , CC: Andrew Davis Subject: [PATCH 05/10] arm64: dts: ti: k3-am64: Enable ECAP nodes at the board level Date: Mon, 17 Oct 2022 14:25:27 -0500 Message-ID: <20221017192532.23825-6-afd@ti.com> X-Mailer: git-send-email 2.37.3 In-Reply-To: <20221017192532.23825-1-afd@ti.com> References: <20221017192532.23825-1-afd@ti.com> MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 X-Spam-Status: No, score=-4.7 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED, SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1746964545210218927?= X-GMAIL-MSGID: =?utf-8?q?1746964545210218927?= ECAP nodes defined in the top-level AM64x SoC dtsi files are incomplete and will not be functional unless they are extended with pinmux information. (These and the EPWM nodes could be used to trigger internal actions but they are not used like that currently) As the pinmux is only known at the board integration level, these nodes should only be enabled when provided with this information. Disable the ECAP nodes in the dtsi files and only enable the ones that are actually pinned out on a given board. Signed-off-by: Andrew Davis --- arch/arm64/boot/dts/ti/k3-am64-main.dtsi | 3 +++ arch/arm64/boot/dts/ti/k3-am642-evm.dts | 9 +-------- arch/arm64/boot/dts/ti/k3-am642-sk.dts | 9 +-------- 3 files changed, 5 insertions(+), 16 deletions(-) diff --git a/arch/arm64/boot/dts/ti/k3-am64-main.dtsi b/arch/arm64/boot/dts/ti/k3-am64-main.dtsi index 672575f44529..ef1833f65bdc 100644 --- a/arch/arm64/boot/dts/ti/k3-am64-main.dtsi +++ b/arch/arm64/boot/dts/ti/k3-am64-main.dtsi @@ -988,6 +988,7 @@ ecap0: pwm@23100000 { power-domains = <&k3_pds 51 TI_SCI_PD_EXCLUSIVE>; clocks = <&k3_clks 51 0>; clock-names = "fck"; + status = "disabled"; }; ecap1: pwm@23110000 { @@ -997,6 +998,7 @@ ecap1: pwm@23110000 { power-domains = <&k3_pds 52 TI_SCI_PD_EXCLUSIVE>; clocks = <&k3_clks 52 0>; clock-names = "fck"; + status = "disabled"; }; ecap2: pwm@23120000 { @@ -1006,6 +1008,7 @@ ecap2: pwm@23120000 { power-domains = <&k3_pds 53 TI_SCI_PD_EXCLUSIVE>; clocks = <&k3_clks 53 0>; clock-names = "fck"; + status = "disabled"; }; main_rti0: watchdog@e000000 { diff --git a/arch/arm64/boot/dts/ti/k3-am642-evm.dts b/arch/arm64/boot/dts/ti/k3-am642-evm.dts index cef3afa10c39..43d50ecfb211 100644 --- a/arch/arm64/boot/dts/ti/k3-am642-evm.dts +++ b/arch/arm64/boot/dts/ti/k3-am642-evm.dts @@ -567,19 +567,12 @@ &pcie0_ep { }; &ecap0 { + status = "okay"; /* PWM is available on Pin 1 of header J12 */ pinctrl-names = "default"; pinctrl-0 = <&main_ecap0_pins_default>; }; -&ecap1 { - status = "disabled"; -}; - -&ecap2 { - status = "disabled"; -}; - &icssg0_mdio { status = "disabled"; }; diff --git a/arch/arm64/boot/dts/ti/k3-am642-sk.dts b/arch/arm64/boot/dts/ti/k3-am642-sk.dts index 51f4ae165c13..8b9987ccdc1b 100644 --- a/arch/arm64/boot/dts/ti/k3-am642-sk.dts +++ b/arch/arm64/boot/dts/ti/k3-am642-sk.dts @@ -566,19 +566,12 @@ &pcie0_ep { }; &ecap0 { + status = "okay"; /* PWM is available on Pin 1 of header J3 */ pinctrl-names = "default"; pinctrl-0 = <&main_ecap0_pins_default>; }; -&ecap1 { - status = "disabled"; -}; - -&ecap2 { - status = "disabled"; -}; - &icssg0_mdio { status = "disabled"; };