From patchwork Mon Oct 17 19:25:26 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Andrew Davis X-Patchwork-Id: 3680 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a5d:4ac7:0:0:0:0:0 with SMTP id y7csp1608638wrs; Mon, 17 Oct 2022 12:30:33 -0700 (PDT) X-Google-Smtp-Source: AMsMyM7LCA1iJr3iuveKXE4ufT8qmcJQyEd+MsWTmkvpe7OO3VJyu5xGR9Q3EDfFTvvtIG9vvge1 X-Received: by 2002:a63:8043:0:b0:46b:4671:9ab3 with SMTP id j64-20020a638043000000b0046b46719ab3mr3259653pgd.530.1666035033300; Mon, 17 Oct 2022 12:30:33 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1666035033; cv=none; d=google.com; s=arc-20160816; b=G15vsA9Yaqz/Na0ZxbMCgOOwtXtn9/m6QEw6s4UtDvi/RwKdpfiQRwZVJG0Lh1mx9x DwE/6CkR7MFfrYEnNg1NLgSjXHJxP2dEvXjON/NwQsAI9TJjmpXkm0azBxyZ8oWYlFJt QU3bstNAfbf0QzQ9XqzcM827dRN/fhGA50ud6Dop48BbNH/+Vx2eLQd4boVokgHaEI5+ j1lB/FfrfBoDTnGgfNkMueyQsQWavOMOYRlI/tLzuhIQ11OOp5fmB1/YC9OZSjg2k3KC rEG8TL8gSR8wFujfDPqI7M3Gfn5xHkS6gtom3D4V5YPPtQ7drnqXaTRQl3GAl/j8//fl QTbg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=yWwa9flCSHI0XJGO/aILCKXmb9ns8dPHZT2Xl3FDT+s=; b=eYpnAen9wufPo9i/UWHftTA1iwokD6duHUlphc1AbMvtvcHi/sL1XLEo5yDks+G2fO 0HJF7UNPvTgiGUWS2sjNXwudaE9fB5z3CffSxTrafaZGP33xPrPmSIH0+VsN5FB+9iqX AOdbjC/s5T88RXf9HC0DR+fG/KP5xVJympu+LQOfE1ywYwtLFR+5V/QmMmcs+8rleS+h o3wM5Na8ueRxxab6Pn47GzzGoF8nnv1rJVnvGBnCvKZXrgoZULmSMecDzzD9eTz4OMdP ISD3AjW7cOEFkiQwCmDWVQ7nJteD6WVQYUHl1zv9nF1E1gdqSu/5EeBnC4XZXeUD0Dmb +eIA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=h7eQdVKY; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id i8-20020a17090332c800b0017f61b0bc5bsi13924405plr.557.2022.10.17.12.30.16; Mon, 17 Oct 2022 12:30:33 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=h7eQdVKY; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229996AbiJQT0c (ORCPT + 99 others); Mon, 17 Oct 2022 15:26:32 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:56518 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230406AbiJQT0Q (ORCPT ); Mon, 17 Oct 2022 15:26:16 -0400 Received: from fllv0015.ext.ti.com (fllv0015.ext.ti.com [198.47.19.141]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 437F47437B; Mon, 17 Oct 2022 12:26:03 -0700 (PDT) Received: from fllv0035.itg.ti.com ([10.64.41.0]) by fllv0015.ext.ti.com (8.15.2/8.15.2) with ESMTP id 29HJPZE0121476; Mon, 17 Oct 2022 14:25:35 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1666034735; bh=yWwa9flCSHI0XJGO/aILCKXmb9ns8dPHZT2Xl3FDT+s=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=h7eQdVKYUFlkymsnGVm1gmg4sdtkrGOoAtgx8fOa3EaIVcayhx0k0DOtZiDVzuzjz 42UY9kyMFBx9wMrF754fWMSm+z271IvW/snuqOCoxzG/BTYMrkxbDaja2UluumWT1W h8YkJgno9hNXDrAHaInQbhLok5Fl8HnzeMjY27x4= Received: from DLEE105.ent.ti.com (dlee105.ent.ti.com [157.170.170.35]) by fllv0035.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 29HJPZdG086709 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Mon, 17 Oct 2022 14:25:35 -0500 Received: from DLEE113.ent.ti.com (157.170.170.24) by DLEE105.ent.ti.com (157.170.170.35) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.6; Mon, 17 Oct 2022 14:25:35 -0500 Received: from lelv0326.itg.ti.com (10.180.67.84) by DLEE113.ent.ti.com (157.170.170.24) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.6 via Frontend Transport; Mon, 17 Oct 2022 14:25:35 -0500 Received: from ula0226330.dal.design.ti.com (ileaxei01-snat2.itg.ti.com [10.180.69.6]) by lelv0326.itg.ti.com (8.15.2/8.15.2) with ESMTP id 29HJPWXL026106; Mon, 17 Oct 2022 14:25:34 -0500 From: Andrew Davis To: Nishanth Menon , Vignesh Raghavendra , Tero Kristo , Rob Herring , Krzysztof Kozlowski , , , CC: Andrew Davis Subject: [PATCH 04/10] arm64: dts: ti: k3-am64: Enable EPWM nodes at the board level Date: Mon, 17 Oct 2022 14:25:26 -0500 Message-ID: <20221017192532.23825-5-afd@ti.com> X-Mailer: git-send-email 2.37.3 In-Reply-To: <20221017192532.23825-1-afd@ti.com> References: <20221017192532.23825-1-afd@ti.com> MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 X-Spam-Status: No, score=-4.7 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED, SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1746964351012168548?= X-GMAIL-MSGID: =?utf-8?q?1746964351012168548?= EPWM nodes defined in the top-level AM64x SoC dtsi files are incomplete and will not be functional unless they are extended with pinmux information. As the pinmux is only known at the board integration level, these nodes should only be enabled when provided with this information. Disable the EPWM nodes in the dtsi files and only enable the ones that are actually pinned out on a given board. Signed-off-by: Andrew Davis --- arch/arm64/boot/dts/ti/k3-am64-main.dtsi | 9 +++++ arch/arm64/boot/dts/ti/k3-am642-evm.dts | 36 ------------------- arch/arm64/boot/dts/ti/k3-am642-sk.dts | 44 ------------------------ 3 files changed, 9 insertions(+), 80 deletions(-) diff --git a/arch/arm64/boot/dts/ti/k3-am64-main.dtsi b/arch/arm64/boot/dts/ti/k3-am64-main.dtsi index 375078ca4fdd..672575f44529 100644 --- a/arch/arm64/boot/dts/ti/k3-am64-main.dtsi +++ b/arch/arm64/boot/dts/ti/k3-am64-main.dtsi @@ -898,6 +898,7 @@ epwm0: pwm@23000000 { power-domains = <&k3_pds 86 TI_SCI_PD_EXCLUSIVE>; clocks = <&epwm_tbclk 0>, <&k3_clks 86 0>; clock-names = "tbclk", "fck"; + status = "disabled"; }; epwm1: pwm@23010000 { @@ -907,6 +908,7 @@ epwm1: pwm@23010000 { power-domains = <&k3_pds 87 TI_SCI_PD_EXCLUSIVE>; clocks = <&epwm_tbclk 1>, <&k3_clks 87 0>; clock-names = "tbclk", "fck"; + status = "disabled"; }; epwm2: pwm@23020000 { @@ -916,6 +918,7 @@ epwm2: pwm@23020000 { power-domains = <&k3_pds 88 TI_SCI_PD_EXCLUSIVE>; clocks = <&epwm_tbclk 2>, <&k3_clks 88 0>; clock-names = "tbclk", "fck"; + status = "disabled"; }; epwm3: pwm@23030000 { @@ -925,6 +928,7 @@ epwm3: pwm@23030000 { power-domains = <&k3_pds 89 TI_SCI_PD_EXCLUSIVE>; clocks = <&epwm_tbclk 3>, <&k3_clks 89 0>; clock-names = "tbclk", "fck"; + status = "disabled"; }; epwm4: pwm@23040000 { @@ -934,6 +938,7 @@ epwm4: pwm@23040000 { power-domains = <&k3_pds 90 TI_SCI_PD_EXCLUSIVE>; clocks = <&epwm_tbclk 4>, <&k3_clks 90 0>; clock-names = "tbclk", "fck"; + status = "disabled"; }; epwm5: pwm@23050000 { @@ -943,6 +948,7 @@ epwm5: pwm@23050000 { power-domains = <&k3_pds 91 TI_SCI_PD_EXCLUSIVE>; clocks = <&epwm_tbclk 5>, <&k3_clks 91 0>; clock-names = "tbclk", "fck"; + status = "disabled"; }; epwm6: pwm@23060000 { @@ -952,6 +958,7 @@ epwm6: pwm@23060000 { power-domains = <&k3_pds 92 TI_SCI_PD_EXCLUSIVE>; clocks = <&epwm_tbclk 6>, <&k3_clks 92 0>; clock-names = "tbclk", "fck"; + status = "disabled"; }; epwm7: pwm@23070000 { @@ -961,6 +968,7 @@ epwm7: pwm@23070000 { power-domains = <&k3_pds 93 TI_SCI_PD_EXCLUSIVE>; clocks = <&epwm_tbclk 7>, <&k3_clks 93 0>; clock-names = "tbclk", "fck"; + status = "disabled"; }; epwm8: pwm@23080000 { @@ -970,6 +978,7 @@ epwm8: pwm@23080000 { power-domains = <&k3_pds 94 TI_SCI_PD_EXCLUSIVE>; clocks = <&epwm_tbclk 8>, <&k3_clks 94 0>; clock-names = "tbclk", "fck"; + status = "disabled"; }; ecap0: pwm@23100000 { diff --git a/arch/arm64/boot/dts/ti/k3-am642-evm.dts b/arch/arm64/boot/dts/ti/k3-am642-evm.dts index 12d971c3bc3a..cef3afa10c39 100644 --- a/arch/arm64/boot/dts/ti/k3-am642-evm.dts +++ b/arch/arm64/boot/dts/ti/k3-am642-evm.dts @@ -580,42 +580,6 @@ &ecap2 { status = "disabled"; }; -&epwm0 { - status = "disabled"; -}; - -&epwm1 { - status = "disabled"; -}; - -&epwm2 { - status = "disabled"; -}; - -&epwm3 { - status = "disabled"; -}; - -&epwm4 { - status = "disabled"; -}; - -&epwm5 { - status = "disabled"; -}; - -&epwm6 { - status = "disabled"; -}; - -&epwm7 { - status = "disabled"; -}; - -&epwm8 { - status = "disabled"; -}; - &icssg0_mdio { status = "disabled"; }; diff --git a/arch/arm64/boot/dts/ti/k3-am642-sk.dts b/arch/arm64/boot/dts/ti/k3-am642-sk.dts index 1a116593a771..51f4ae165c13 100644 --- a/arch/arm64/boot/dts/ti/k3-am642-sk.dts +++ b/arch/arm64/boot/dts/ti/k3-am642-sk.dts @@ -579,50 +579,6 @@ &ecap2 { status = "disabled"; }; -&epwm0 { - status = "disabled"; -}; - -&epwm1 { - status = "disabled"; -}; - -&epwm2 { - status = "disabled"; -}; - -&epwm3 { - status = "disabled"; -}; - -&epwm4 { - /* - * EPWM4_A, EPWM4_B is available on Pin 32 and 33 on J4 (RPi hat) - * But RPi Hat will be used for other use cases, so marking epwm4 as disabled. - */ - status = "disabled"; -}; - -&epwm5 { - /* - * EPWM5_A, EPWM5_B is available on Pin 29 and 31 on J4 (RPi hat) - * But RPi Hat will be used for other use cases, so marking epwm5 as disabled. - */ - status = "disabled"; -}; - -&epwm6 { - status = "disabled"; -}; - -&epwm7 { - status = "disabled"; -}; - -&epwm8 { - status = "disabled"; -}; - &icssg0_mdio { status = "disabled"; };