From patchwork Mon Oct 17 16:42:30 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3604 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a5d:4ac7:0:0:0:0:0 with SMTP id y7csp1545516wrs; Mon, 17 Oct 2022 09:47:45 -0700 (PDT) X-Google-Smtp-Source: AMsMyM4QfsmBkQbPORlg4gNpcRLriG/Q/cLcfVByc4bKo0hGHwrO7xFoLd/DrIxfY3sgNaEkJno7 X-Received: by 2002:a17:907:e93:b0:78d:46ae:cf61 with SMTP id ho19-20020a1709070e9300b0078d46aecf61mr9206887ejc.579.1666025265715; Mon, 17 Oct 2022 09:47:45 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1666025265; cv=none; d=google.com; s=arc-20160816; b=cVqNzlQWoJE5lEYb7JxjhWYlEqjq2/DJAC1zhCz7WcfrFpKYOmMj7mB47gFHo6VuXh 88LkunrcMzzlLnw1TiUxGoYqL1nN88EaLak6RhMKBBjBWIta/lVAwdZv7s33QLg/rntI dq+yQHwneYZtzdDeYDWyM+kDEbOvjBCihAN6Yx6Xjx81TlEAkPWKjWMLFw//k1pstUEJ yesCc2lMZ4e09OaQn4J4BOTm3s0aUKEn8QdrziXMUSZx+7p93NjpAARpOKNCIGfv1Ktv IE5NBTTZ+kBDrelgwJ9RjQ8OztvULC4y/gl9kcdDJKhQfrT666bkhOz4a4VSB/rV44q1 Mv4Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=jfErmyZAWFClEhl0ayKENaiIcOOkglWFws7K0nbLI8s=; b=joPlGhTtZvXsXJnEBW5tUF7gMvhHzIiX2D6S2P3k08cSzMvAAbbb5YjyBPqTrepd/D w5Awi80KlBRglZinije6UJv/B+wfUX0LWH8BI5GdrVpdzXIGeyVFLxDohZDJ915bpC+c a0F1d3MAQXiaSfVsQBfwHcifBUQzqrozMrnn1Rm5jkasXkCZvk90Q81w6gs2vkoN3YhZ pVYJOiWUigdL4nXMeIuNJCVx4OdkO10kgLHYjLOUOJPWLclKJxdIfm66P4NV1FbOQKpw hZvmYqwzVCePQj+7iGDlAaNp+tk/mZ1jcbVDQNaTg4dclZqEnZ5I8iXOa/vM7aKrNY4I VUIg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=YuN4qQfo; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id f14-20020a056402354e00b00457dcfa56cbsi10895200edd.343.2022.10.17.09.47.20; Mon, 17 Oct 2022 09:47:45 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=YuN4qQfo; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230161AbiJQQnU (ORCPT + 99 others); Mon, 17 Oct 2022 12:43:20 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:43566 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229691AbiJQQnF (ORCPT ); Mon, 17 Oct 2022 12:43:05 -0400 Received: from mail-ej1-x62f.google.com (mail-ej1-x62f.google.com [IPv6:2a00:1450:4864:20::62f]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 80C3E5F118 for ; Mon, 17 Oct 2022 09:43:03 -0700 (PDT) Received: by mail-ej1-x62f.google.com with SMTP id b2so26274801eja.6 for ; Mon, 17 Oct 2022 09:43:03 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=jfErmyZAWFClEhl0ayKENaiIcOOkglWFws7K0nbLI8s=; b=YuN4qQfoF2e6dqSHS3GhLHb/376NeF5+Jco53igUcBLyO5ti7l9A4gPewJm8dn7UPY 3JPB2LigOAkU45CZSZTH603Lu+eam4JgCNjheQI7m8DAoVUCMhpm45xLkjcpQ/wDqaHz Z8SfkC1aDXtOBuNlrsguluGrdbMpJ05GOQLEg= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=jfErmyZAWFClEhl0ayKENaiIcOOkglWFws7K0nbLI8s=; b=O7oemcw1nHmnPG+Dbz1X9xkkTmE88LqKoS3EG2If2YXYAWEXVF2WFiyR9Z5PaR+O1L BMf8dfg5iIqX/GGTRNh23dIA+h+3jDeLuSRFxW7tVgSBd5xn7tsqdkC3/QChKdsoFvtl zQGfREOMx22MNwgCA9wyfj7dNni4eKsXR3fiVDoet92w1OVfp5L1WQrgydbn8PgYtIRo jsEbVL/y7f8Fkl7L+F3qbYcfU4fX2Yny3LZ8U1k0HIZhldTgBU9wdT6TdJyBxJYVJ3ok yYft9H68bR4LorXyrmqhr/djkBr68F8nHw54X0loRle/j/rzN7U6EM4+5cKQYzfOB5uT wq2g== X-Gm-Message-State: ACrzQf21cKx5oY1HMx1KNiZRkmWyKA745pqcKjUmM4DPluulq66CfWcC 3F7G7o4Q3fDjA6X3WdhOQ2WqJz5+xdlj/w== X-Received: by 2002:a17:906:9bd8:b0:78d:85f9:36ae with SMTP id de24-20020a1709069bd800b0078d85f936aemr9452638ejc.342.1666024982791; Mon, 17 Oct 2022 09:43:02 -0700 (PDT) Received: from dario-ThinkPad-T14s-Gen-2i.homenet.telecomitalia.it (host-95-244-101-110.retail.telecomitalia.it. [95.244.101.110]) by smtp.gmail.com with ESMTPSA id a24-20020a1709063a5800b0078128c89439sm6437388ejf.6.2022.10.17.09.43.01 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 17 Oct 2022 09:43:02 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: michael@amarulasolutions.com, Vincent Mailhol , Krzysztof Kozlowski , Rob Herring , Marc Kleine-Budde , Amarula patchwork , Alexandre Torgue , Dario Binacchi , Krzysztof Kozlowski , Maxime Coquelin , Rob Herring , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-stm32@st-md-mailman.stormreply.com Subject: [RFC PATCH v5 4/5] ARM: dts: stm32: add pin map for CAN controller on stm32f4 Date: Mon, 17 Oct 2022 18:42:30 +0200 Message-Id: <20221017164231.4192699-5-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20221017164231.4192699-1-dario.binacchi@amarulasolutions.com> References: <20221017164231.4192699-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE, SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1746954109124407790?= X-GMAIL-MSGID: =?utf-8?q?1746954109124407790?= Add pin configurations for using CAN controller on stm32f469-disco board. They are located on the Arduino compatible connector CN5 (CAN1) and on the extension connector CN12 (CAN2). Signed-off-by: Dario Binacchi --- (no changes since v3) Changes in v3: - Remove 'Dario Binacchi ' SOB. - Remove a blank line. Changes in v2: - Remove a blank line. arch/arm/boot/dts/stm32f4-pinctrl.dtsi | 30 ++++++++++++++++++++++++++ 1 file changed, 30 insertions(+) diff --git a/arch/arm/boot/dts/stm32f4-pinctrl.dtsi b/arch/arm/boot/dts/stm32f4-pinctrl.dtsi index 500bcc302d42..8a4d51f97248 100644 --- a/arch/arm/boot/dts/stm32f4-pinctrl.dtsi +++ b/arch/arm/boot/dts/stm32f4-pinctrl.dtsi @@ -448,6 +448,36 @@ pins2 { slew-rate = <2>; }; }; + + can1_pins_a: can1-0 { + pins1 { + pinmux = ; /* CAN1_TX */ + }; + pins2 { + pinmux = ; /* CAN1_RX */ + bias-pull-up; + }; + }; + + can2_pins_a: can2-0 { + pins1 { + pinmux = ; /* CAN2_TX */ + }; + pins2 { + pinmux = ; /* CAN2_RX */ + bias-pull-up; + }; + }; + + can2_pins_b: can2-1 { + pins1 { + pinmux = ; /* CAN2_TX */ + }; + pins2 { + pinmux = ; /* CAN2_RX */ + bias-pull-up; + }; + }; }; }; };