From patchwork Mon Oct 17 07:08:58 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Tinghan Shen X-Patchwork-Id: 3247 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a5d:4ac7:0:0:0:0:0 with SMTP id y7csp1309801wrs; Mon, 17 Oct 2022 00:13:02 -0700 (PDT) X-Google-Smtp-Source: AMsMyM57UVYBocGaWjhVka6vLiDCk0a4fgScUaItdaY/VuBsDFJLX/goGRq4odCTAOsQ5LYscOS1 X-Received: by 2002:a17:903:1112:b0:178:a030:5f72 with SMTP id n18-20020a170903111200b00178a0305f72mr10846566plh.12.1665990781802; Mon, 17 Oct 2022 00:13:01 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1665990781; cv=none; d=google.com; s=arc-20160816; b=l5duHqBwlQd/vuPveQARoA/5gSUvxVIyVVWxzGKO8rPnH8zbE0P4T6qmRszvjmrILg SZoWkA9QYFbumRW5HYfMEKX7otdUb6+6dum8pr1oVYrKE75S4TcUo0ZJc/+wjIqIDrTN Pie0RbxsQT0Iz0WEnBhFz4MZuiS1lcZuJOy0wwcH7TlMZu0svTuzOhXewI6T9sXSK6rH cepPrDSCD/XwGxZu2pLUCXdkMb2/WU8oPnPMH6/P0O/vQX/oVnDq6q/v36Zg3YJiIRZ8 /lp+6w9XrmvaPgxyV9mwb88+1WrsuPoUyqCJBAmDrwsKVOrYRKZNW5sfm0Akievw842V 5MNQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=iOdgjCiZo7vDpmF/r4o+sjRpJ/Bf60vk06t5dmoFfJ0=; b=yFXeTotKJRGtWSZxqABl3QtdLyITJHp8UowrFk5a2T7QBN5IGc59zmGE5841yVldhJ mNF81lLL1lIpf/T+K+WfMHKhJrCB6oCQro7M4/3OlYJWDMAxcb98KIyGfT1J34XTqdfT zNlCcSBymk8P5MYMuly/bhvXcVKihHrMb2MwEAB68sNixtpXvJTq9LB3KoDaQb50srJd 5h8SAq1+53mY5iKTM9yVWJX++0H4I1uEwF4m5NCKOzCjePrIGUH6Rjr49mHkh5jc8dzL LpmHj4lBNud8HNhImXA+I9QfU1g0XObb/NMyGNq0u2qDogZTtE7hiQbgzw0V0E4RAvZO Hakw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@mediatek.com header.s=dk header.b=r0te9F7U; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=mediatek.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id 17-20020a630311000000b0043090081d69si10445327pgd.82.2022.10.17.00.12.49; Mon, 17 Oct 2022 00:13:01 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@mediatek.com header.s=dk header.b=r0te9F7U; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=mediatek.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229945AbiJQHJR (ORCPT + 99 others); Mon, 17 Oct 2022 03:09:17 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:38490 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230123AbiJQHJM (ORCPT ); Mon, 17 Oct 2022 03:09:12 -0400 Received: from mailgw01.mediatek.com (unknown [60.244.123.138]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 443C1558D6; Mon, 17 Oct 2022 00:09:07 -0700 (PDT) X-UUID: 6af326e5db78459d8a69fb04feae053c-20221017 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Type:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=iOdgjCiZo7vDpmF/r4o+sjRpJ/Bf60vk06t5dmoFfJ0=; b=r0te9F7UYWtKx8kDFVvqLQCEZ/fQF7dQXHJIf6haq1NVXTzbjZcVXcex6PH1Q4oNYmJ4OFBPbOosiE2q7GABhpzMGNMQnjSj8XIQNmdMfXH1f7CgTLVluUJWz2K3r9FqxxnFfZ3yKE1+EjhHphdbjqmZl0iiLrlaVRQ0gvnGgfA=; X-CID-P-RULE: Release_Ham X-CID-O-INFO: VERSION:1.1.11,REQID:bb4b4a11-8574-4bae-b9d7-040664b7204a,IP:0,U RL:0,TC:0,Content:0,EDM:0,RT:0,SF:95,FILE:0,BULK:0,RULE:Release_Ham,ACTION :release,TS:95 X-CID-INFO: VERSION:1.1.11,REQID:bb4b4a11-8574-4bae-b9d7-040664b7204a,IP:0,URL :0,TC:0,Content:0,EDM:0,RT:0,SF:95,FILE:0,BULK:0,RULE:Spam_GS981B3D,ACTION :quarantine,TS:95 X-CID-META: VersionHash:39a5ff1,CLOUDID:168cfea3-ebb2-41a8-a87c-97702aaf2e20,B ulkID:221017150903J76AQV1Q,BulkQuantity:0,Recheck:0,SF:38|28|17|19|48,TC:n il,Content:0,EDM:-3,IP:nil,URL:11|1,File:nil,Bulk:nil,QS:nil,BEC:nil,COL:0 X-UUID: 6af326e5db78459d8a69fb04feae053c-20221017 Received: from mtkcas10.mediatek.inc [(172.21.101.39)] by mailgw01.mediatek.com (envelope-from ) (Generic MTA with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 396753344; Mon, 17 Oct 2022 15:09:01 +0800 Received: from mtkmbs13n2.mediatek.inc (172.21.101.194) by mtkmbs10n2.mediatek.inc (172.21.101.183) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.792.3; Mon, 17 Oct 2022 15:09:00 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by mtkmbs13n2.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.2.792.15 via Frontend Transport; Mon, 17 Oct 2022 15:09:00 +0800 From: Tinghan Shen To: Ryder Lee , Jianjun Wang , Bjorn Helgaas , Rob Herring , Krzysztof Kozlowski , Matthias Brugger CC: , , , , , , Tinghan Shen , Irui Wang Subject: [PATCH v1 3/3] arm64: dts: mt8195: Add venc node Date: Mon, 17 Oct 2022 15:08:58 +0800 Message-ID: <20221017070858.13902-4-tinghan.shen@mediatek.com> X-Mailer: git-send-email 2.18.0 In-Reply-To: <20221017070858.13902-1-tinghan.shen@mediatek.com> References: <20221017070858.13902-1-tinghan.shen@mediatek.com> MIME-Version: 1.0 X-MTK: N X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_MSPIKE_H2,SPF_HELO_PASS, T_SPF_TEMPERROR,UNPARSEABLE_RELAY autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1746917950105169557?= X-GMAIL-MSGID: =?utf-8?q?1746917950105169557?= Add venc node for mt8195 SoC. Signed-off-by: Irui Wang Signed-off-by: Tinghan Shen --- arch/arm64/boot/dts/mediatek/mt8195.dtsi | 24 ++++++++++++++++++++++++ 1 file changed, 24 insertions(+) diff --git a/arch/arm64/boot/dts/mediatek/mt8195.dtsi b/arch/arm64/boot/dts/mediatek/mt8195.dtsi index 903e92d6156f..7cf2f7ef4ec6 100644 --- a/arch/arm64/boot/dts/mediatek/mt8195.dtsi +++ b/arch/arm64/boot/dts/mediatek/mt8195.dtsi @@ -2163,6 +2163,30 @@ power-domains = <&spm MT8195_POWER_DOMAIN_VENC>; }; + venc: venc@1a020000 { + compatible = "mediatek,mt8195-vcodec-enc"; + reg = <0 0x1a020000 0 0x10000>; + iommus = <&iommu_vdo M4U_PORT_L19_VENC_RCPU>, + <&iommu_vdo M4U_PORT_L19_VENC_REC>, + <&iommu_vdo M4U_PORT_L19_VENC_BSDMA>, + <&iommu_vdo M4U_PORT_L19_VENC_SV_COMV>, + <&iommu_vdo M4U_PORT_L19_VENC_RD_COMV>, + <&iommu_vdo M4U_PORT_L19_VENC_CUR_LUMA>, + <&iommu_vdo M4U_PORT_L19_VENC_CUR_CHROMA>, + <&iommu_vdo M4U_PORT_L19_VENC_REF_LUMA>, + <&iommu_vdo M4U_PORT_L19_VENC_REF_CHROMA>; + interrupts = ; + mediatek,scp = <&scp>; + clocks = <&vencsys CLK_VENC_VENC>; + clock-names = "venc_sel"; + assigned-clocks = <&topckgen CLK_TOP_VENC>; + assigned-clock-parents = <&topckgen CLK_TOP_UNIVPLL_D4>; + power-domains = <&spm MT8195_POWER_DOMAIN_VENC>; + #address-cells = <2>; + #size-cells = <2>; + dma-ranges = <0x1 0x0 0x0 0x40000000 0x0 0xfff00000>; + }; + vencsys_core1: clock-controller@1b000000 { compatible = "mediatek,mt8195-vencsys_core1"; reg = <0 0x1b000000 0 0x1000>;