From patchwork Sat Oct 15 11:47:00 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Guo Ren X-Patchwork-Id: 2931 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a5d:4ac7:0:0:0:0:0 with SMTP id y7csp605942wrs; Sat, 15 Oct 2022 04:52:53 -0700 (PDT) X-Google-Smtp-Source: AMsMyM5t1GItpFT/ig7iMVdOwGbKOyrkPP68U8gPS1l8YW3x6JlBN9Jvp0KWWk4sVhAdy7hNtFN7 X-Received: by 2002:a05:6402:4444:b0:458:f355:ce04 with SMTP id o4-20020a056402444400b00458f355ce04mr2024482edb.422.1665834773654; Sat, 15 Oct 2022 04:52:53 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1665834773; cv=none; d=google.com; s=arc-20160816; b=tSfQkZftb8RdqyIFjlcbiP5NKNyUkb6ndjySMiSU7vtyVMSIDAp41A+jSK1LG/xOjk 5fYm+IZk4d8HwZ9lcOmDWg2PFm4jdpEHUd8Aep8ZVrWSznf/pPjO7Yyt0oxwwGDm0Xzk qJ65hmJtA5enapgX2Be8lNaLb7hZKHekNVWgl0I1C/s3/09mzMoZ76ElVz2OnQCUWMod rwh2yKodV52ldnen61dHNtBt+iN/De61AZ6bcCubdLZbo/TfFn+a991k9Uoji4Q9blH8 AZx+4jhPx5vv23Ad9FEiZowJomC+7yJyZ7APgzIsIWyp5FOFiAATJn0oF6l17XbOZPYK p7WA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=v0SV2brNcaH2bENkuT/CTmssYxP+glp97ol2/N8+iwM=; b=p3hQz3p8yetRJ5P839kYMw+TPokA4l+3YVTaXeoLoUHRM54TCyTQjC6P21sKwsfc1g 8/Mn5ONSA5s/nJaREaV2ZLu9gK4Jq4ia6OXEgqAbRo37jgp19b2fH2xSO0WVt3xJl5n8 xLNcGlHWhDsZzHE/bNCqkA5IGjG8TEF8yZ41GX/17DbkAB/4sQWYVqPopqdIDHUdW/Rj wne+BmqzlVcFycqAfWoBzUqWDvzJRtK/pKsDfV+f4CyBoUmYFkXXrk0+XF+Bv4l8RpTs aWW+vfEAdGRsUfR2EGj02NfEXPCiHKyt5b1NrDxkBccw7ueArrsIbasTbxBtCLBWns3w IvDA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=ivRt3FF2; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id dt5-20020a170907728500b0073d8ccd37c2si4528209ejc.107.2022.10.15.04.52.27; Sat, 15 Oct 2022 04:52:53 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=ivRt3FF2; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229673AbiJOLwM (ORCPT + 99 others); Sat, 15 Oct 2022 07:52:12 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:50826 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229734AbiJOLve (ORCPT ); Sat, 15 Oct 2022 07:51:34 -0400 Received: from ams.source.kernel.org (ams.source.kernel.org [145.40.68.75]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 2B540481DE; Sat, 15 Oct 2022 04:51:21 -0700 (PDT) Received: from smtp.kernel.org (relay.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ams.source.kernel.org (Postfix) with ESMTPS id 8758BB803F1; Sat, 15 Oct 2022 11:51:19 +0000 (UTC) Received: by smtp.kernel.org (Postfix) with ESMTPSA id 50F6BC433D6; Sat, 15 Oct 2022 11:51:10 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1665834678; bh=TxUjoHq4rCqfK0kNHzvh6xhZsPO6l0oQ3VoILpocI+w=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=ivRt3FF2vJOnX815vISDKIYI9RuzvRdtpwgrhm6QsjX0vuCqvs0w99kPZzfLraTA+ 6GHrYAqo+JcINqQUHzKwAEEKZ9xO+mgmhbaFEB/lgfGHqbVxGcFNAkCoz7pWtfxzxw 7tPg/4XW/YXny2Uxz02xG+vICFKIYPqzzT8XCvEpdnVNOsLErDWQVHSQNtWzCsajQE heAfZehJLOJIxY8409E9iC7dmjW6tJ+Azayz++fZACnKjWGqnu4lKmgOuXG2IP3ad8 zTLQk6HnU6qC0ekEHDK60opsftgwkRhl8rbygJR+XLu7UpDPfrhWFqBAIrfqGvV6Go O2mr8oIPCdORQ== From: guoren@kernel.org To: arnd@arndb.de, guoren@kernel.org, palmer@rivosinc.com, tglx@linutronix.de, peterz@infradead.org, luto@kernel.org, conor.dooley@microchip.com, heiko@sntech.de, jszhang@kernel.org, lazyparser@gmail.com, falcon@tinylab.org, chenhuacai@kernel.org, apatel@ventanamicro.com, atishp@atishpatra.org, palmer@dabbelt.com, paul.walmsley@sifive.com, mark.rutland@arm.com, zouyipeng@huawei.com, bigeasy@linutronix.de, David.Laight@aculab.com, chenzhongjin@huawei.com, greentime.hu@sifive.com, andy.chiu@sifive.com Cc: linux-arch@vger.kernel.org, linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org, Guo Ren , Andreas Schwab Subject: [PATCH V7 10/12] riscv: Add config of thread stack size Date: Sat, 15 Oct 2022 07:47:00 -0400 Message-Id: <20221015114702.3489989-11-guoren@kernel.org> X-Mailer: git-send-email 2.36.1 In-Reply-To: <20221015114702.3489989-1-guoren@kernel.org> References: <20221015114702.3489989-1-guoren@kernel.org> MIME-Version: 1.0 X-Spam-Status: No, score=-7.1 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_HI, SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1746754363801652143?= X-GMAIL-MSGID: =?utf-8?q?1746754363801652143?= From: Guo Ren 0cac21b02ba5 ("risc v: use 16KB kernel stack on 64-bit") increase the thread size mandatory, but some scenarios, such as D1 with a small memory footprint, would suffer from that. After independent irq stack support, let's give users a choice to determine their custom stack size. Signed-off-by: Guo Ren Signed-off-by: Guo Ren Cc: Andreas Schwab --- arch/riscv/Kconfig | 10 ++++++++++ arch/riscv/include/asm/thread_info.h | 12 +----------- 2 files changed, 11 insertions(+), 11 deletions(-) diff --git a/arch/riscv/Kconfig b/arch/riscv/Kconfig index 7476ce9c72d5..2b72541f87b1 100644 --- a/arch/riscv/Kconfig +++ b/arch/riscv/Kconfig @@ -453,6 +453,16 @@ config IRQ_STACKS Add independent irq & softirq stacks for percpu to prevent kernel stack overflows. We may save some memory footprint by disabling IRQ_STACKS. +config THREAD_SIZE_ORDER + int "Kernel stack size (in power-of-two numbers of page size)" if VMAP_STACK && EXPERT + range 0 4 + default 1 if 32BIT && !KASAN + default 3 if 64BIT && KASAN + default 2 + help + Specify the Pages of thread stack size (from 4KB to 64KB), which also + affects irq stack size, which is equal to thread stack size. + endmenu # "Platform type" menu "Kernel features" diff --git a/arch/riscv/include/asm/thread_info.h b/arch/riscv/include/asm/thread_info.h index 043da8ccc7e6..c970d41dc4c6 100644 --- a/arch/riscv/include/asm/thread_info.h +++ b/arch/riscv/include/asm/thread_info.h @@ -11,18 +11,8 @@ #include #include -#ifdef CONFIG_KASAN -#define KASAN_STACK_ORDER 1 -#else -#define KASAN_STACK_ORDER 0 -#endif - /* thread information allocation */ -#ifdef CONFIG_64BIT -#define THREAD_SIZE_ORDER (2 + KASAN_STACK_ORDER) -#else -#define THREAD_SIZE_ORDER (1 + KASAN_STACK_ORDER) -#endif +#define THREAD_SIZE_ORDER CONFIG_THREAD_SIZE_ORDER #define THREAD_SIZE (PAGE_SIZE << THREAD_SIZE_ORDER) /*