From patchwork Fri Aug 4 02:09:27 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Richard Zhu X-Patchwork-Id: 130955 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:6358:419:b0:139:fa0d:b2d with SMTP id 25csp783618rwd; Thu, 3 Aug 2023 21:07:39 -0700 (PDT) X-Google-Smtp-Source: APBJJlFXk8HwI9lqDgdmZFZSuAppOLyToGEZQMeIDjE5Co5UEpRqCjXbbhMXtvHPbaOewblFH3aE X-Received: by 2002:a05:6402:268b:b0:522:3f32:52f1 with SMTP id w11-20020a056402268b00b005223f3252f1mr17564214edd.3.1691122059697; Thu, 03 Aug 2023 21:07:39 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1691122059; cv=none; d=google.com; s=arc-20160816; b=VmObvo6Q9FVkghfNtJwW/Pt2mNaugUNkuxTBYK8m1jXBjB8WnXxhjZSwlzOpvLSZ+c /FEcrpVoy3h6ZOqRcCv/O4nLIQhuj9BlhfQtxziM3VncuZFD7q+/UWVZv6rluS2wyZfC 0RtoH23fVfZ5z67YpcoJGCKWylRshgQ6SWLvSwwKFJdfrLcHmriUoMHCmJ0fM2OuWMl8 gkCk6FHhVofZxc7tcibBaaM+2SkqQcNPx/m2wzwscagX+L2m0fccqmX9vk/NqdAfBWrg +M7YI4jL4To/nybPaNaeZ7g5a9Dq5QQyJzTx0A5deGY3/rRRaCZlNDt0Rzz8NljfUdMl iPtg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:references:in-reply-to:message-id:date:subject :cc:to:from; bh=slTCvpE9Pw0KofZ8DcjL3n2hsTVFpAkeNWexmaY57n0=; fh=cRb0aB90SbQyVFNPpVcxERgDOlz7nc5zFh0bRYzMTlo=; b=qlKwaglaNElK5ql8FSrRYf7YnPA+iFycopNYLLDqC9zvUhZeCJPwOHEy+tMIQWK//K gbwo3oeUp4VKyJSvrMER/eZeaGt4jJ4VJuvQ/GnUS3AvjQUwSy0RLN5S+TpNEPiDqPNK pUT5xUzW65zj1ZwgPs50+J44vqcEQNDnaXhYNN7oE7D4pACeK3JT8q35aOL7G1cO9gx5 xoDPV8ECXd8SY1q67Rb9ziEGmWW9wUOFovnpkQCpnPyflwChQ7XsLkFpfwVrRyYaiKyz u7lLTLGmOhgQrEWx4xpBceGEY6EfmuD3ATD5qN8/Cs8FBQ/mhRxxicuWzzlt7wcIRuSa bikA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id r9-20020aa7d149000000b005222c703a3bsi821005edo.690.2023.08.03.21.07.16; Thu, 03 Aug 2023 21:07:39 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233827AbjHDCoJ (ORCPT + 99 others); Thu, 3 Aug 2023 22:44:09 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:56718 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232060AbjHDCoD (ORCPT ); Thu, 3 Aug 2023 22:44:03 -0400 Received: from inva021.nxp.com (inva021.nxp.com [92.121.34.21]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id E467619A7; Thu, 3 Aug 2023 19:44:01 -0700 (PDT) Received: from inva021.nxp.com (localhost [127.0.0.1]) by inva021.eu-rdc02.nxp.com (Postfix) with ESMTP id 6752B2013B5; Fri, 4 Aug 2023 04:44:00 +0200 (CEST) Received: from aprdc01srsp001v.ap-rdc01.nxp.com (aprdc01srsp001v.ap-rdc01.nxp.com [165.114.16.16]) by inva021.eu-rdc02.nxp.com (Postfix) with ESMTP id 2DDBA2013AE; Fri, 4 Aug 2023 04:44:00 +0200 (CEST) Received: from localhost.localdomain (shlinux2.ap.freescale.net [10.192.224.44]) by aprdc01srsp001v.ap-rdc01.nxp.com (Postfix) with ESMTP id 882B71820F56; Fri, 4 Aug 2023 10:43:58 +0800 (+08) From: Richard Zhu To: frank.li@nxp.com, l.stach@pengutronix.de, shawnguo@kernel.org, lpieralisi@kernel.org, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org Cc: hongxing.zhu@nxp.com, linux-pci@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, kernel@pengutronix.de, linux-imx@nxp.com Subject: [PATCH v2 1/9] dt-bindings: PCI: fsl,imx6q: Add i.MX6Q and i.MX6QP PCIe EP compatibles Date: Fri, 4 Aug 2023 10:09:27 +0800 Message-Id: <1691114975-4750-2-git-send-email-hongxing.zhu@nxp.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1691114975-4750-1-git-send-email-hongxing.zhu@nxp.com> References: <1691114975-4750-1-git-send-email-hongxing.zhu@nxp.com> X-Virus-Scanned: ClamAV using ClamSMTP X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00, RCVD_IN_DNSWL_BLOCKED,SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1773270004537905455 X-GMAIL-MSGID: 1773270004537905455 Add i.MX6Q and i.MX6QP PCIe EP compatibles. - Make the interrupts property optional, since i.MX6Q/i.MX6QP PCIe don't have DMA capability. - To pass the schema check, specify the clocks property refer to the different platforms. Signed-off-by: Richard Zhu Reviewed-by: Krzysztof Kozlowski --- .../bindings/pci/fsl,imx6q-pcie-ep.yaml | 31 ++++++++++++++++--- 1 file changed, 27 insertions(+), 4 deletions(-) diff --git a/Documentation/devicetree/bindings/pci/fsl,imx6q-pcie-ep.yaml b/Documentation/devicetree/bindings/pci/fsl,imx6q-pcie-ep.yaml index ee155ed5f181..9b881777c801 100644 --- a/Documentation/devicetree/bindings/pci/fsl,imx6q-pcie-ep.yaml +++ b/Documentation/devicetree/bindings/pci/fsl,imx6q-pcie-ep.yaml @@ -19,6 +19,8 @@ description: |+ properties: compatible: enum: + - fsl,imx6q-pcie-ep + - fsl,imx6qp-pcie-ep - fsl,imx8mm-pcie-ep - fsl,imx8mq-pcie-ep - fsl,imx8mp-pcie-ep @@ -46,7 +48,7 @@ properties: interrupts: items: - - description: builtin eDMA interrupter. + - description: builtin eDMA interrupter (optional). interrupt-names: items: @@ -56,8 +58,6 @@ required: - compatible - reg - reg-names - - interrupts - - interrupt-names allOf: - $ref: /schemas/pci/snps,dw-pcie-ep.yaml# @@ -77,7 +77,30 @@ allOf: - const: pcie_bus - const: pcie_phy - const: pcie_aux - else: + + - if: + properties: + compatible: + enum: + - fsl,imx6q-pcie-ep + - fsl,imx6qp-pcie-ep + then: + properties: + clocks: + maxItems: 3 + clock-names: + items: + - const: pcie + - const: pcie_bus + - const: pcie_phy + + - if: + properties: + compatible: + enum: + - fsl,imx8mm-pcie-ep + - fsl,imx8mp-pcie-ep + then: properties: clocks: maxItems: 3