From patchwork Wed Aug 2 06:06:43 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Richard Zhu X-Patchwork-Id: 129648 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:9f41:0:b0:3e4:2afc:c1 with SMTP id v1csp265664vqx; Wed, 2 Aug 2023 00:11:15 -0700 (PDT) X-Google-Smtp-Source: APBJJlEdY9q5TSPp56KPrzXCAUqxooeqfzIHDOiG3umG/evquVuBDmZqmTTNj0wTgOrUB5jG9T7I X-Received: by 2002:a17:903:481:b0:1bb:c971:ef92 with SMTP id jj1-20020a170903048100b001bbc971ef92mr11799209plb.59.1690960274889; Wed, 02 Aug 2023 00:11:14 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1690960274; cv=none; d=google.com; s=arc-20160816; b=t4wPfVWMZULTQGGZ0z5gilt85QTXy8JF3m1h7zk+StDW2ckabTHfrg8tiSs6D7/fmg qECrh+HH7rQKM5+i40ok9kz3ChsYJEAfead3XfBfgtSxGxqMKeor1Q4oKIMoCCOMTPPD 0HldCeMRb9S4zJmMS24cGQhPygv9oJPvyRK6gATlLKUl28DEjgBIHAP5W2AhgXYDgCf0 Bv/sl4NnMnwt9aEOzC1m/oBNGE7MsxGByEysOZWw3f4vLVasIR4OZl+M6iT5kSXvuhvL 0HV2VwPyTkjs4p3rTB0Zmcdwi9Ah47Li6ZS1KCVMmqeJGDX0TN7b+RuaTOP/y7ExKveX lOzA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:references:in-reply-to:message-id:date:subject :cc:to:from; bh=slTCvpE9Pw0KofZ8DcjL3n2hsTVFpAkeNWexmaY57n0=; fh=z1MafgbF6R1gkKU1hfSs3mUT954SWLMzSuIx/+pap2A=; b=RJrbgER0fjYv2meYhvRrTngBY8aq2WI5FUgR1St4HcjMbeo2EXzjznGWhbJ/N3ZXLh 8IEUZ1SBACrX5GP9PyUpBfMKqZpvT1KJynxGEOPq5uZBNpvzjPzLnAgwKCKwCTiGx/c+ ioJ3gZx1khJvQKM6OW798J4Vf5C9AEVWr0Isf8oIoaAQ8QHwlCm6Cn80z248/sd58JCj u01lJ943tTv2UftTJf5T/nlZQ+7IDdGFMAurq1GddthqdNi7OdMVXpbN9z1gaBtLsHbA EAcoGHwqLHi5t3lFvNVme7jJ2CH8NyIWFCnL94aeg1d2ng1SZoYfb/q5K0JwFlBvXPfG yv7w== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id o5-20020a170902d4c500b001b8a998c2ebsi10736732plg.363.2023.08.02.00.11.00; Wed, 02 Aug 2023 00:11:14 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232454AbjHBGtp (ORCPT + 99 others); Wed, 2 Aug 2023 02:49:45 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:41632 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232426AbjHBGt0 (ORCPT ); Wed, 2 Aug 2023 02:49:26 -0400 Received: from inva021.nxp.com (inva021.nxp.com [92.121.34.21]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 6C46930C4; Tue, 1 Aug 2023 23:48:59 -0700 (PDT) Received: from inva021.nxp.com (localhost [127.0.0.1]) by inva021.eu-rdc02.nxp.com (Postfix) with ESMTP id 76C84201A43; Wed, 2 Aug 2023 08:41:10 +0200 (CEST) Received: from aprdc01srsp001v.ap-rdc01.nxp.com (aprdc01srsp001v.ap-rdc01.nxp.com [165.114.16.16]) by inva021.eu-rdc02.nxp.com (Postfix) with ESMTP id 489692005FA; Wed, 2 Aug 2023 08:41:10 +0200 (CEST) Received: from localhost.localdomain (shlinux2.ap.freescale.net [10.192.224.44]) by aprdc01srsp001v.ap-rdc01.nxp.com (Postfix) with ESMTP id B745B1802183; Wed, 2 Aug 2023 14:41:08 +0800 (+08) From: Richard Zhu To: l.stach@pengutronix.de, shawnguo@kernel.org, lpieralisi@kernel.org, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org Cc: hongxing.zhu@nxp.com, linux-pci@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, kernel@pengutronix.de, linux-imx@nxp.com Subject: [PATCH 1/9] dt-bindings: PCI: fsl,imx6q: Add i.MX6Q and i.MX6QP PCIe EP compatibles Date: Wed, 2 Aug 2023 14:06:43 +0800 Message-Id: <1690956412-2439-2-git-send-email-hongxing.zhu@nxp.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1690956412-2439-1-git-send-email-hongxing.zhu@nxp.com> References: <1690956412-2439-1-git-send-email-hongxing.zhu@nxp.com> X-Virus-Scanned: ClamAV using ClamSMTP X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00, RCVD_IN_DNSWL_BLOCKED,SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1773100360884559380 X-GMAIL-MSGID: 1773100360884559380 Add i.MX6Q and i.MX6QP PCIe EP compatibles. - Make the interrupts property optional, since i.MX6Q/i.MX6QP PCIe don't have DMA capability. - To pass the schema check, specify the clocks property refer to the different platforms. Signed-off-by: Richard Zhu --- .../bindings/pci/fsl,imx6q-pcie-ep.yaml | 31 ++++++++++++++++--- 1 file changed, 27 insertions(+), 4 deletions(-) diff --git a/Documentation/devicetree/bindings/pci/fsl,imx6q-pcie-ep.yaml b/Documentation/devicetree/bindings/pci/fsl,imx6q-pcie-ep.yaml index ee155ed5f181..9b881777c801 100644 --- a/Documentation/devicetree/bindings/pci/fsl,imx6q-pcie-ep.yaml +++ b/Documentation/devicetree/bindings/pci/fsl,imx6q-pcie-ep.yaml @@ -19,6 +19,8 @@ description: |+ properties: compatible: enum: + - fsl,imx6q-pcie-ep + - fsl,imx6qp-pcie-ep - fsl,imx8mm-pcie-ep - fsl,imx8mq-pcie-ep - fsl,imx8mp-pcie-ep @@ -46,7 +48,7 @@ properties: interrupts: items: - - description: builtin eDMA interrupter. + - description: builtin eDMA interrupter (optional). interrupt-names: items: @@ -56,8 +58,6 @@ required: - compatible - reg - reg-names - - interrupts - - interrupt-names allOf: - $ref: /schemas/pci/snps,dw-pcie-ep.yaml# @@ -77,7 +77,30 @@ allOf: - const: pcie_bus - const: pcie_phy - const: pcie_aux - else: + + - if: + properties: + compatible: + enum: + - fsl,imx6q-pcie-ep + - fsl,imx6qp-pcie-ep + then: + properties: + clocks: + maxItems: 3 + clock-names: + items: + - const: pcie + - const: pcie_bus + - const: pcie_phy + + - if: + properties: + compatible: + enum: + - fsl,imx8mm-pcie-ep + - fsl,imx8mp-pcie-ep + then: properties: clocks: maxItems: 3