From patchwork Mon Jul 31 05:25:03 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Rohit Agarwal X-Patchwork-Id: 128346 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:918b:0:b0:3e4:2afc:c1 with SMTP id s11csp1812857vqg; Sun, 30 Jul 2023 22:38:45 -0700 (PDT) X-Google-Smtp-Source: APBJJlHUKWaoyG7WhT9N9IudwQe7dPB+FrONYTZ32Pc8hFHbiB+V18suHpALpPwo6RHulMsBC1oh X-Received: by 2002:a05:6a00:14cc:b0:680:40b2:5424 with SMTP id w12-20020a056a0014cc00b0068040b25424mr10718539pfu.23.1690781925052; Sun, 30 Jul 2023 22:38:45 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1690781925; cv=none; d=google.com; s=arc-20160816; b=P0daAi01+pnCJKteoraijfIOKM6QdEFT+UB3gt3pjcz5lYYc8jvqTIHzKVoTWi31EH X1Vihzb14IqqXBK1DSq8sNeVQk4NSkboffgurOP/EhT//TTLqshqsgFoFylgNNEeaWnE AudOSMApRM014bWj6rv2golIegAyhpjH2F1N/zHbmwaX35Eka/oFqfg5s9Q8W5Io1XxI qHOVz9Ug5aUAYhixCBHGR0gcDBSVnkhsBring88ySiRJtuyBt6gb6S14fcrTS9KGVUAg +urIgPgbqSG2Xgo4Op+305JzzpgxZVnslyzdCcPd85SjKq8+BxhMgGIVxjRXFkNNtSwJ rWbw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:references:in-reply-to:message-id:date:subject :cc:to:from:dkim-signature; bh=jJhaEwNmTnaYWKb0JAZDHT20ruUT1rhoZPnKsFmEow4=; fh=ya0Tmbf8h/U3DNUr/BuPKZqg+6F9UskxJgkMEyxS7kU=; b=byqEp4fsy4XpFtockGC4M2rcMHubi0hvlD/Lw+LMU4fXL7Lq68jvEhnuLMRkJfkJz3 G42vsfS19HC6FrwSBYFWATb1pfCIHvVwhvDywlcEOG7pNWqAal98I2NZg/EtTh02zvbR dVJk9CfzdHFYsaGU3UfX+SJMrjq5VzPaxVD9fvETo7WKKtx7kfjn4Vnkcsk+geTGOSUb U5mqW6sxSltKyWn5IxWDolsnMc+AbmNikKaEuvJN3csLY0jX/t6xjLkhmyWwXbmZolMH kHQ5nRvjzYyyioyheTOBNUP98WlSCi1/n8qJJHnpLPx5AE5QmLzYms953X0SLOTUOPca yvYw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=dHpY0g2n; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id l1-20020a056a00140100b006862e25ca93si6848018pfu.230.2023.07.30.22.38.31; Sun, 30 Jul 2023 22:38:45 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=dHpY0g2n; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230008AbjGaFZh (ORCPT + 99 others); Mon, 31 Jul 2023 01:25:37 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:49146 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229968AbjGaFZZ (ORCPT ); Mon, 31 Jul 2023 01:25:25 -0400 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id D936AE7B; Sun, 30 Jul 2023 22:25:20 -0700 (PDT) Received: from pps.filterd (m0279865.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.17.1.19/8.17.1.19) with ESMTP id 36V4mbb2022441; Mon, 31 Jul 2023 05:25:15 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h=from : to : cc : subject : date : message-id : in-reply-to : references; s=qcppdkim1; bh=jJhaEwNmTnaYWKb0JAZDHT20ruUT1rhoZPnKsFmEow4=; b=dHpY0g2nCsvadvVqoXgvBDWvjCg624ZH3VNIalnLAZ1AeNufa3yQ43UNMBkjJKrqPTaB kHUCxh7RIK/wpkeLBw0bDQ89MtVMa4g3MBl+ViuFPZM63V1l7bgfx0rVZdfXpPLNttMW e95gmcn/QEHzOuQlu0MubCZBok5PqFRCc8dG3a2AShBdvEw2pbCx7qufvCpqFXHKLFLO qkq2vb/gJ5dFLFV9X5CLao9SuiA0Er5xMF95qlhjJSh7aM9g/i95//vI0+ugg2czSkJ4 hxuKpl3NKg/pn1oOqdbnjKCLFW5NXDZfybvLn8ESwmTyioZ7eA30F9GKHdwRL+raUGLP Sg== Received: from apblrppmta02.qualcomm.com (blr-bdr-fw-01_GlobalNAT_AllZones-Outside.qualcomm.com [103.229.18.19]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3s4ucejpu3-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Mon, 31 Jul 2023 05:25:14 +0000 Received: from pps.filterd (APBLRPPMTA02.qualcomm.com [127.0.0.1]) by APBLRPPMTA02.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTP id 36V5PBgN017612; Mon, 31 Jul 2023 05:25:11 GMT Received: from pps.reinject (localhost [127.0.0.1]) by APBLRPPMTA02.qualcomm.com (PPS) with ESMTPS id 3s4uuk6gy2-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NO); Mon, 31 Jul 2023 05:25:11 +0000 Received: from APBLRPPMTA02.qualcomm.com (APBLRPPMTA02.qualcomm.com [127.0.0.1]) by pps.reinject (8.17.1.5/8.17.1.5) with ESMTP id 36V5PAhU017597; Mon, 31 Jul 2023 05:25:10 GMT Received: from hu-sgudaval-hyd.qualcomm.com (hu-rohiagar-hyd.qualcomm.com [10.213.106.138]) by APBLRPPMTA02.qualcomm.com (PPS) with ESMTP id 36V5PAKZ017592; Mon, 31 Jul 2023 05:25:10 +0000 Received: by hu-sgudaval-hyd.qualcomm.com (Postfix, from userid 3970568) id E59F01AB2; Mon, 31 Jul 2023 10:55:09 +0530 (+0530) From: Rohit Agarwal To: agross@kernel.org, andersson@kernel.org, konrad.dybcio@linaro.org, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, conor+dt@kernel.org Cc: cros-qcom-dts-watchers@chromium.org, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Rohit Agarwal Subject: [PATCH 3/4] arm64: dts: qcom: Add the rpmhpd header Date: Mon, 31 Jul 2023 10:55:03 +0530 Message-Id: <1690781104-2290-4-git-send-email-quic_rohiagar@quicinc.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1690781104-2290-1-git-send-email-quic_rohiagar@quicinc.com> References: <1690781104-2290-1-git-send-email-quic_rohiagar@quicinc.com> X-QCInternal: smtphost X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: uy0XWynOZ-yDVBrPSzx8fw0odCsJ5-06 X-Proofpoint-ORIG-GUID: uy0XWynOZ-yDVBrPSzx8fw0odCsJ5-06 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.254,Aquarius:18.0.957,Hydra:6.0.591,FMLib:17.11.176.26 definitions=2023-07-27_10,2023-07-26_01,2023-05-22_02 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 lowpriorityscore=0 bulkscore=0 priorityscore=1501 spamscore=0 phishscore=0 suspectscore=0 impostorscore=0 malwarescore=0 adultscore=0 clxscore=1015 mlxscore=0 mlxlogscore=480 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.12.0-2306200000 definitions=main-2307310048 X-Spam-Status: No, score=-1.8 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS, RCVD_IN_DNSWL_BLOCKED,SPF_HELO_NONE,SPF_NONE,T_SCC_BODY_TEXT_LINE autolearn=no autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1772913347900045826 X-GMAIL-MSGID: 1772913347900045826 Add the rpmhpd header having the definition of the regulator levels for Qualcomm SoCs. Signed-off-by: Rohit Agarwal --- arch/arm64/boot/dts/qcom/qdu1000.dtsi | 1 + arch/arm64/boot/dts/qcom/sa8775p.dtsi | 1 + arch/arm64/boot/dts/qcom/sc7180.dtsi | 1 + arch/arm64/boot/dts/qcom/sc7280.dtsi | 1 + arch/arm64/boot/dts/qcom/sc8180x.dtsi | 1 + arch/arm64/boot/dts/qcom/sc8280xp.dtsi | 1 + arch/arm64/boot/dts/qcom/sdm670.dtsi | 1 + arch/arm64/boot/dts/qcom/sdm845.dtsi | 1 + arch/arm64/boot/dts/qcom/sm6350.dtsi | 1 + arch/arm64/boot/dts/qcom/sm8150.dtsi | 1 + arch/arm64/boot/dts/qcom/sm8250.dtsi | 1 - arch/arm64/boot/dts/qcom/sm8350.dtsi | 1 - arch/arm64/boot/dts/qcom/sm8450.dtsi | 1 - arch/arm64/boot/dts/qcom/sm8550.dtsi | 1 - 14 files changed, 10 insertions(+), 4 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/qdu1000.dtsi b/arch/arm64/boot/dts/qcom/qdu1000.dtsi index 1c0e5d2..2210447 100644 --- a/arch/arm64/boot/dts/qcom/qdu1000.dtsi +++ b/arch/arm64/boot/dts/qcom/qdu1000.dtsi @@ -9,6 +9,7 @@ #include #include #include +#include #include / { diff --git a/arch/arm64/boot/dts/qcom/sa8775p.dtsi b/arch/arm64/boot/dts/qcom/sa8775p.dtsi index b130136..a17dffdb 100644 --- a/arch/arm64/boot/dts/qcom/sa8775p.dtsi +++ b/arch/arm64/boot/dts/qcom/sa8775p.dtsi @@ -11,6 +11,7 @@ #include #include #include +#include #include / { diff --git a/arch/arm64/boot/dts/qcom/sc7180.dtsi b/arch/arm64/boot/dts/qcom/sc7180.dtsi index e25dc2b..ed77e04 100644 --- a/arch/arm64/boot/dts/qcom/sc7180.dtsi +++ b/arch/arm64/boot/dts/qcom/sc7180.dtsi @@ -16,6 +16,7 @@ #include #include #include +#include #include #include #include diff --git a/arch/arm64/boot/dts/qcom/sc7280.dtsi b/arch/arm64/boot/dts/qcom/sc7280.dtsi index a0e8db8..e35a73e 100644 --- a/arch/arm64/boot/dts/qcom/sc7280.dtsi +++ b/arch/arm64/boot/dts/qcom/sc7280.dtsi @@ -19,6 +19,7 @@ #include #include #include +#include #include #include #include diff --git a/arch/arm64/boot/dts/qcom/sc8180x.dtsi b/arch/arm64/boot/dts/qcom/sc8180x.dtsi index d3ae185..8482437 100644 --- a/arch/arm64/boot/dts/qcom/sc8180x.dtsi +++ b/arch/arm64/boot/dts/qcom/sc8180x.dtsi @@ -12,6 +12,7 @@ #include #include #include +#include #include #include diff --git a/arch/arm64/boot/dts/qcom/sc8280xp.dtsi b/arch/arm64/boot/dts/qcom/sc8280xp.dtsi index ac0596d..a579716 100644 --- a/arch/arm64/boot/dts/qcom/sc8280xp.dtsi +++ b/arch/arm64/boot/dts/qcom/sc8280xp.dtsi @@ -15,6 +15,7 @@ #include #include #include +#include #include #include #include diff --git a/arch/arm64/boot/dts/qcom/sdm670.dtsi b/arch/arm64/boot/dts/qcom/sdm670.dtsi index a1c207c..898831c 100644 --- a/arch/arm64/boot/dts/qcom/sdm670.dtsi +++ b/arch/arm64/boot/dts/qcom/sdm670.dtsi @@ -14,6 +14,7 @@ #include #include #include +#include #include / { diff --git a/arch/arm64/boot/dts/qcom/sdm845.dtsi b/arch/arm64/boot/dts/qcom/sdm845.dtsi index 02a6ea0..0156460 100644 --- a/arch/arm64/boot/dts/qcom/sdm845.dtsi +++ b/arch/arm64/boot/dts/qcom/sdm845.dtsi @@ -20,6 +20,7 @@ #include #include #include +#include #include #include #include diff --git a/arch/arm64/boot/dts/qcom/sm6350.dtsi b/arch/arm64/boot/dts/qcom/sm6350.dtsi index 30e7701..46b3ea5 100644 --- a/arch/arm64/boot/dts/qcom/sm6350.dtsi +++ b/arch/arm64/boot/dts/qcom/sm6350.dtsi @@ -16,6 +16,7 @@ #include #include #include +#include #include / { diff --git a/arch/arm64/boot/dts/qcom/sm8150.dtsi b/arch/arm64/boot/dts/qcom/sm8150.dtsi index 18c822a..dc75d28 100644 --- a/arch/arm64/boot/dts/qcom/sm8150.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8150.dtsi @@ -7,6 +7,7 @@ #include #include #include +#include #include #include #include diff --git a/arch/arm64/boot/dts/qcom/sm8250.dtsi b/arch/arm64/boot/dts/qcom/sm8250.dtsi index 22bf99c..fe04d25 100644 --- a/arch/arm64/boot/dts/qcom/sm8250.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8250.dtsi @@ -15,7 +15,6 @@ #include #include #include -#include #include #include #include diff --git a/arch/arm64/boot/dts/qcom/sm8350.dtsi b/arch/arm64/boot/dts/qcom/sm8350.dtsi index edc072e..07779c6 100644 --- a/arch/arm64/boot/dts/qcom/sm8350.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8350.dtsi @@ -14,7 +14,6 @@ #include #include #include -#include #include #include #include diff --git a/arch/arm64/boot/dts/qcom/sm8450.dtsi b/arch/arm64/boot/dts/qcom/sm8450.dtsi index 6bd6a6c..3f86b2c 100644 --- a/arch/arm64/boot/dts/qcom/sm8450.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8450.dtsi @@ -13,7 +13,6 @@ #include #include #include -#include #include #include #include diff --git a/arch/arm64/boot/dts/qcom/sm8550.dtsi b/arch/arm64/boot/dts/qcom/sm8550.dtsi index 59bd1c7..c316ba8 100644 --- a/arch/arm64/boot/dts/qcom/sm8550.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8550.dtsi @@ -14,7 +14,6 @@ #include #include #include -#include #include #include #include