| Message ID | 1686553666-5811-13-git-send-email-quic_taozha@quicinc.com |
|---|---|
| State | New |
| Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: ouuuleilei@gmail.com
Received: by 2002:a59:994d:0:b0:3d9:f83d:47d9 with SMTP id k13csp2426675vqr;
Mon, 12 Jun 2023 01:11:11 -0700 (PDT)
X-Google-Smtp-Source:
ACHHUZ5Altfklk5U28KJnSkFUgJ9iHM2J619vUgFZWdeUdsClJnCW1tQbErpa9xnDhV0O3yC3okg
X-Received: by 2002:a17:907:7da9:b0:973:93d6:189f with SMTP id
oz41-20020a1709077da900b0097393d6189fmr10505610ejc.61.1686557470799;
Mon, 12 Jun 2023 01:11:10 -0700 (PDT)
ARC-Seal: i=1; a=rsa-sha256; t=1686557470; cv=none;
d=google.com; s=arc-20160816;
b=HWDxl84p3fUWTZSpqxvpg3VESIxupNLNHj4TA5OsfHcvgQKGDAMATQw7p4fnGNxSS0
ALKI924AQIg4eFQQmTaX26oijhR1gjSHaz9RPm/5z2W+sCWFtS/h+DQJQoWl3djS+PG6
J310pI8Z81CdJ4P7Q035YIdrKUyXjR01WMfXJFxqPtrvoQpFnvkVAwrFXqHsgPInOx72
vYgwFbyQOHnnV2cwXdw7yY5j3r72kNHyKOfFz7MtgJD09aVO6+xB3oPowDQLMSbPB7xN
R2Ba3dh12RhnnWmS2UajgX88qLyLSYT7LHG++MyE0NGBPgdp/g78YhhAO5Gy6DbQUsmh
J3YQ==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com;
s=arc-20160816;
h=list-id:precedence:mime-version:references:in-reply-to:message-id
:date:subject:cc:to:from:dkim-signature;
bh=EwDQ8V1o8aMoce5+y4ZLTI9J03Z8DIY0p5SfAX3XBG4=;
b=ChbhQlWqIy6ugLk0UhbRlGJabM8QwAcYnd2lYhsdwtF7HLAEyez5VPkpxXKWLcEwkx
SZDKTn6Dd7CjvSYU1/H4bHuJosUeF07kdMrDZiT+dqfQ52vpMTjDAmsz/s+zm7Wb36Ak
h7IAvyYju9LDs4yDzoY11nzI1NC1WWfynFKsqzqoZ/U8pe9D0iHhOaLkVG5J5j8kcwNY
THnZBw546BWMojD06HJJRwP73TPJwwWb0/t/saoCvTAxLRVmrfdG2zq4MD6OtRMEyTTS
JzXB1kzDa4BroeBx6zo3aqd+f6zqvqVdREO15rR2tp6e50CW1qzPyO/pVGohQVnzgljk
LfPg==
ARC-Authentication-Results: i=1; mx.google.com;
dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b="dFVg/rWS";
spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org
designates 2620:137:e000::1:20 as permitted sender)
smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com
Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20])
by mx.google.com with ESMTP id
v23-20020a1709061dd700b00981afa0f99asi1225619ejh.325.2023.06.12.01.10.46;
Mon, 12 Jun 2023 01:11:10 -0700 (PDT)
Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org
designates 2620:137:e000::1:20 as permitted sender)
client-ip=2620:137:e000::1:20;
Authentication-Results: mx.google.com;
dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b="dFVg/rWS";
spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org
designates 2620:137:e000::1:20 as permitted sender)
smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
id S233646AbjFLICW (ORCPT <rfc822;rust.linux@gmail.com> + 99 others);
Mon, 12 Jun 2023 04:02:22 -0400
Received: from lindbergh.monkeyblade.net ([23.128.96.19]:38746 "EHLO
lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
with ESMTP id S231411AbjFLIBS (ORCPT
<rfc822;linux-kernel@vger.kernel.org>);
Mon, 12 Jun 2023 04:01:18 -0400
Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com
[205.220.180.131])
by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 8CD27113;
Mon, 12 Jun 2023 01:00:29 -0700 (PDT)
Received: from pps.filterd (m0279873.ppops.net [127.0.0.1])
by mx0a-0031df01.pphosted.com (8.17.1.19/8.17.1.19) with ESMTP id
35C5L9WU010315;
Mon, 12 Jun 2023 07:09:19 GMT
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com;
h=from : to : cc :
subject : date : message-id : in-reply-to : references : mime-version :
content-type; s=qcppdkim1;
bh=EwDQ8V1o8aMoce5+y4ZLTI9J03Z8DIY0p5SfAX3XBG4=;
b=dFVg/rWSgwHsTKSlvEBubRf4N7Mxda/pza8myv/AW6YBDPGCbUEWyAMvH8K17J6werdy
j85Pmgkk5W60AIL285iJ2apZ+PBtAQRv7bVY3ybzADQtzhHEcfcle3JzqnOgWCMTy/Nt
65bPBQ0jUZiNaDMHKZBr/sFIDUz+QeT+1hK4XtTR/mZfucKDoM31Uk447jVJvXCyD3kt
H5uZfyDe4aHL2qCGBxm33S1Lqpmfh1dNZtWusJo9CuUp7JdgJ5vGygiixiYVvGQ49tNI
5HWth9gzO8CNZF4P4VyUDRjCLjxTfMxXu7FKC8mkR1AljdlvE8BQx2t/6rkvc/W6CfsV Rw==
Received: from nalasppmta01.qualcomm.com (Global_NAT1.qualcomm.com
[129.46.96.20])
by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3r4ehtts9k-1
(version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256
verify=NOT);
Mon, 12 Jun 2023 07:09:18 +0000
Received: from nalasex01c.na.qualcomm.com (nalasex01c.na.qualcomm.com
[10.47.97.35])
by NALASPPMTA01.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id
35C79HTr021469
(version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256
verify=NOT);
Mon, 12 Jun 2023 07:09:17 GMT
Received: from taozha-gv.qualcomm.com (10.80.80.8) by
nalasex01c.na.qualcomm.com (10.47.97.35) with Microsoft SMTP Server
(version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id
15.2.986.42; Mon, 12 Jun 2023 00:09:12 -0700
From: Tao Zhang <quic_taozha@quicinc.com>
To: Mathieu Poirier <mathieu.poirier@linaro.org>,
Suzuki K Poulose <suzuki.poulose@arm.com>,
Alexander Shishkin <alexander.shishkin@linux.intel.com>,
Konrad Dybcio <konradybcio@gmail.com>,
Mike Leach <mike.leach@linaro.org>,
Rob Herring <robh+dt@kernel.org>,
Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>
CC: Tao Zhang <quic_taozha@quicinc.com>,
Jinlong Mao <quic_jinlmao@quicinc.com>,
Leo Yan <leo.yan@linaro.org>,
Greg Kroah-Hartman <gregkh@linuxfoundation.org>,
<coresight@lists.linaro.org>,
<linux-arm-kernel@lists.infradead.org>,
<linux-kernel@vger.kernel.org>, <devicetree@vger.kernel.org>,
Tingwei Zhang <quic_tingweiz@quicinc.com>,
Yuanfang Zhang <quic_yuanfang@quicinc.com>,
Trilok Soni <quic_tsoni@quicinc.com>,
Hao Zhang <quic_hazha@quicinc.com>,
<linux-arm-msm@vger.kernel.org>, <andersson@kernel.org>
Subject: [PATCH v5 12/13] dt-bindings: arm: Add support for DSB MSR register
Date: Mon, 12 Jun 2023 15:07:45 +0800
Message-ID: <1686553666-5811-13-git-send-email-quic_taozha@quicinc.com>
X-Mailer: git-send-email 2.7.4
In-Reply-To: <1686553666-5811-1-git-send-email-quic_taozha@quicinc.com>
References: <1686553666-5811-1-git-send-email-quic_taozha@quicinc.com>
MIME-Version: 1.0
Content-Type: text/plain
X-Originating-IP: [10.80.80.8]
X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To
nalasex01c.na.qualcomm.com (10.47.97.35)
X-QCInternal: smtphost
X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800
signatures=585085
X-Proofpoint-GUID: 3pxikS4pSPH1yhXUbhiOJAbPST3V8MNY
X-Proofpoint-ORIG-GUID: 3pxikS4pSPH1yhXUbhiOJAbPST3V8MNY
X-Proofpoint-Virus-Version: vendor=baseguard
engine=ICAP:2.0.254,Aquarius:18.0.957,Hydra:6.0.573,FMLib:17.11.176.26
definitions=2023-06-12_04,2023-06-09_01,2023-05-22_02
X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0
phishscore=0
priorityscore=1501 mlxscore=0 bulkscore=0 impostorscore=0
lowpriorityscore=0 malwarescore=0 spamscore=0 mlxlogscore=870 adultscore=0
suspectscore=0 clxscore=1015 classifier=spam adjust=0 reason=mlx
scancount=1 engine=8.12.0-2305260000 definitions=main-2306120060
X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED,
DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,SPF_HELO_NONE,SPF_PASS,
T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6
X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on
lindbergh.monkeyblade.net
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?=
X-GMAIL-THRID: =?utf-8?q?1768483686913980564?=
X-GMAIL-MSGID: =?utf-8?q?1768483686913980564?=
|
| Series |
Add support to configure TPDM DSB subunit
|
|
Commit Message
Tao Zhang
June 12, 2023, 7:07 a.m. UTC
Add property "qcom,dsb-msrs-num" to support DSB(Discrete Single
Bit) MSR(mux select register) for TPDM. It specifies the number
of MSR registers supported by the DSB TDPM.
Signed-off-by: Tao Zhang <quic_taozha@quicinc.com>
---
Documentation/devicetree/bindings/arm/qcom,coresight-tpdm.yaml | 10 ++++++++++
1 file changed, 10 insertions(+)
diff --git a/Documentation/devicetree/bindings/arm/qcom,coresight-tpdm.yaml b/Documentation/devicetree/bindings/arm/qcom,coresight-tpdm.yaml index 931ee8f..d1d66bc 100644 --- a/Documentation/devicetree/bindings/arm/qcom,coresight-tpdm.yaml +++ b/Documentation/devicetree/bindings/arm/qcom,coresight-tpdm.yaml @@ -52,6 +52,15 @@ properties: $ref: /schemas/types.yaml#/definitions/uint8 enum: [32, 64] + qcom,dsb-msrs-num: + description: + Specifies the number of DSB(Discrete Single Bit) MSR(mux select register) + registers supported by the monitor. If this property is not configured + or set to 0, it means this DSB TPDM doesn't support MSR. + $ref: /schemas/types.yaml#/definitions/uint32 + minimum: 0 + maximum: 32 + clocks: maxItems: 1 @@ -86,6 +95,7 @@ examples: reg = <0x0684c000 0x1000>; qcom,dsb-element-size = /bits/ 8 <32>; + qcom,dsb-msrs-num = <16>; clocks = <&aoss_qmp>; clock-names = "apb_pclk";