From patchwork Fri May 19 09:09:09 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Rohit Agarwal X-Patchwork-Id: 96285 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:b0ea:0:b0:3b6:4342:cba0 with SMTP id b10csp1097307vqo; Fri, 19 May 2023 02:23:38 -0700 (PDT) X-Google-Smtp-Source: ACHHUZ5Mw26f4KUo+/QK90w4GRW3Fx7+TdEb86UDgCaM1u03/pE2gISk4MQOd4mQUzpYHrHVIOia X-Received: by 2002:a17:902:b288:b0:1a9:bac2:21a2 with SMTP id u8-20020a170902b28800b001a9bac221a2mr1841153plr.21.1684488218214; Fri, 19 May 2023 02:23:38 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1684488218; cv=none; d=google.com; s=arc-20160816; b=GDqFixQKhFNhFV02dlCgX+m5+217b4RRM8mxiY5HCIFbK9Fd/w5g9ATSBCC9niX9vU +M0BJllT5KKBgMfBehrVWzelqK7iHGB7JqIQ/QvFKzrnSb5c2TjNSn3ftiggmxzC82Qr 9xjDVPTPonK+OxFPdbqFPSBi9DY8c6IPfHT56JgbY1fJEOcprGUzFF62aJ6tSXGajw80 yAa0rRZ7AnI6+YiNBYVbZA/dZ2XAcrSavlv3L5BMCfHDaGxmIW1enpqOc+DIUCzz60ni 0r95wFP98rQ23GdQnJWJIP8HoDivXVC53xhVJUKDCt3tzE6QHDfU7ZJ4UVN7Xk/qcjxN UdSg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:references:in-reply-to:message-id:date:subject :cc:to:from:dkim-signature; bh=DQPs8BiKs6OLWEc2OAHfMViDYAdn8QVV6w92/iqL6ZU=; b=O0aer+pkBVCEba2bmx45/yt91apUPEijyHzkhLb9znWuotLVSA8i4mf0S91OSanI2+ MqTli1zh0e9HfQCyJCj5dc44o+DFiigegnGPK72CTHpecsuteF0LM90eG4hVkwTsaL3d EGhi5mT+QM1Yl+suZN9RSK0Kh8LlZo/66kko76faV7mEZ66GOCeOHnfrQCJQADN6h33f QhRyusvSAf3nHq74XtTBduZC5YUjKb4vmj+bMZkU9I6uD8PXcs8FwgT6zpKuqBWvsXsd mw5k9Nvc+oUGxEpN/27gtT+BXTL72TT/TJx1xMaD96v+OlxWzMmJGSDUpfCe/lVpAYcr iWRQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=RgCdleiP; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id ja7-20020a170902efc700b001ac3b9eafb8si3312900plb.16.2023.05.19.02.23.21; Fri, 19 May 2023 02:23:38 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=RgCdleiP; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231383AbjESJKS (ORCPT + 99 others); Fri, 19 May 2023 05:10:18 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:54012 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231345AbjESJJu (ORCPT ); Fri, 19 May 2023 05:09:50 -0400 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id E70EE10DC; Fri, 19 May 2023 02:09:48 -0700 (PDT) Received: from pps.filterd (m0279866.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.17.1.19/8.17.1.19) with ESMTP id 34J7cfbd028020; Fri, 19 May 2023 09:09:18 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h=from : to : cc : subject : date : message-id : in-reply-to : references; s=qcppdkim1; bh=DQPs8BiKs6OLWEc2OAHfMViDYAdn8QVV6w92/iqL6ZU=; b=RgCdleiP8kHMAOE+hPLvz/SVvFKPsdyfTt8FR5w+q8YS4ioLytvPP+zgbXgf5nowBxx4 QoZyd7h+yQAi003/smolNUS7GwnZpuMZ0JlIeqFdPj4UiJyFkZrQuDcthJQCtWAma3YJ YM3Vg/vnuWOo47i0EBhepAyd2zFSZZlfs0mDrcTfCV4OZMBGbvuv4gmJvvte9AlZ7Jro yuSXPKs1C8qzsSCYKE/lAP1VNoI/R0bvC4bkdf1VS8x856pcDjZDAzyGfNsJYtzgMYhW gpWkDHExlwn1YVsY2nFRxzZ/lFr7NLVpJr+508yLOSMlvVs5GZxdQ3CAdwDuevBX6Ykm gg== Received: from apblrppmta01.qualcomm.com (blr-bdr-fw-01_GlobalNAT_AllZones-Outside.qualcomm.com [103.229.18.19]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3qned33512-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 19 May 2023 09:09:18 +0000 Received: from pps.filterd (APBLRPPMTA01.qualcomm.com [127.0.0.1]) by APBLRPPMTA01.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTP id 34J96w0Z030160; Fri, 19 May 2023 09:09:14 GMT Received: from pps.reinject (localhost [127.0.0.1]) by APBLRPPMTA01.qualcomm.com (PPS) with ESMTP id 3qj3mm558x-1; Fri, 19 May 2023 09:09:14 +0000 Received: from APBLRPPMTA01.qualcomm.com (APBLRPPMTA01.qualcomm.com [127.0.0.1]) by pps.reinject (8.17.1.5/8.17.1.5) with ESMTP id 34J99DLg031654; Fri, 19 May 2023 09:09:14 GMT Received: from hu-sgudaval-hyd.qualcomm.com (hu-rohiagar-hyd.qualcomm.com [10.213.106.138]) by APBLRPPMTA01.qualcomm.com (PPS) with ESMTP id 34J99DX8031644; Fri, 19 May 2023 09:09:14 +0000 Received: by hu-sgudaval-hyd.qualcomm.com (Postfix, from userid 3970568) id 811FF5EC7; Fri, 19 May 2023 14:39:13 +0530 (+0530) From: Rohit Agarwal To: agross@kernel.org, andersson@kernel.org, konrad.dybcio@linaro.org, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, conor+dt@kernel.org, tglx@linutronix.de, maz@kernel.org, will@kernel.org, robin.murphy@arm.com, joro@8bytes.org, robimarko@gmail.com, quic_gurus@quicinc.com Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, iommu@lists.linux.dev, Rohit Agarwal Subject: [PATCH 7/8] arm64: dts: qcom: Add QUPv3 UART console node for SDX75 Date: Fri, 19 May 2023 14:39:09 +0530 Message-Id: <1684487350-30476-8-git-send-email-quic_rohiagar@quicinc.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1684487350-30476-1-git-send-email-quic_rohiagar@quicinc.com> References: <1684487350-30476-1-git-send-email-quic_rohiagar@quicinc.com> X-QCInternal: smtphost X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: gVb_Fwml5K2IV3gOoo7tfQJ4aW1gkMU_ X-Proofpoint-GUID: gVb_Fwml5K2IV3gOoo7tfQJ4aW1gkMU_ X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.254,Aquarius:18.0.957,Hydra:6.0.573,FMLib:17.11.170.22 definitions=2023-05-19_05,2023-05-17_02,2023-02-09_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 impostorscore=0 lowpriorityscore=0 malwarescore=0 suspectscore=0 bulkscore=0 phishscore=0 mlxlogscore=831 priorityscore=1501 clxscore=1015 mlxscore=0 spamscore=0 adultscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.12.0-2304280000 definitions=main-2305190076 X-Spam-Status: No, score=-2.5 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS, RCVD_IN_DNSWL_LOW,SPF_HELO_NONE,SPF_NONE,T_SCC_BODY_TEXT_LINE, URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1766313917875524260?= X-GMAIL-MSGID: =?utf-8?q?1766313917875524260?= Add the debug uart console node in devicetree. Signed-off-by: Rohit Agarwal --- arch/arm64/boot/dts/qcom/sdx75.dtsi | 49 +++++++++++++++++++++++++++++++++++++ 1 file changed, 49 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/sdx75.dtsi b/arch/arm64/boot/dts/qcom/sdx75.dtsi index dbbd2f4..ca467f9 100644 --- a/arch/arm64/boot/dts/qcom/sdx75.dtsi +++ b/arch/arm64/boot/dts/qcom/sdx75.dtsi @@ -385,6 +385,34 @@ #power-domain-cells = <1>; }; + qupv3_id_0: geniqup@9c0000 { + compatible = "qcom,geni-se-qup"; + reg = <0x0 0x009c0000 0x0 0x2000>; + clocks = <&gcc GCC_QUPV3_WRAP_0_M_AHB_CLK>, + <&gcc GCC_QUPV3_WRAP_0_S_AHB_CLK>; + clock-names = "m-ahb", + "s-ahb"; + iommus = <&apps_smmu 0xe3 0x0>; + #address-cells = <2>; + #size-cells = <2>; + ranges; + status = "disabled"; + + uart1: serial@984000 { + compatible = "qcom,geni-debug-uart"; + reg = <0x0 0x00984000 0x0 0x4000>; + clock-names = "se"; + clocks = <&gcc GCC_QUPV3_WRAP0_S1_CLK>; + interrupts = ; + pinctrl-0 = <&qupv3_se1_2uart_tx_active>, + <&qupv3_se1_2uart_rx_active>; + pinctrl-1 = <&qupv3_se1_2uart_sleep>; + pinctrl-names = "default", + "sleep"; + status = "disabled"; + }; + }; + tcsr_mutex: hwlock@1f40000 { compatible = "qcom,tcsr-mutex"; reg = <0x0 0x01f40000 0x0 0x40000>; @@ -413,6 +441,27 @@ interrupt-controller; #interrupt-cells = <2>; wakeup-parent = <&pdc>; + + qupv3_se1_2uart_tx_active: qupv3-se1-2uart-tx-active-state { + pins = "gpio12"; + function = "qup_se1_l2_mira"; + drive-strength= <2>; + bias-disable; + }; + + qupv3_se1_2uart_rx_active: qupv3-se1-2uart-rx-active-state { + pins = "gpio13"; + function = "qup_se1_l3_mira"; + drive-strength= <2>; + bias-disable; + }; + + qupv3_se1_2uart_sleep: qupv3-se1-2uart-sleep-state { + pins = "gpio12", "gpio13"; + function = "gpio"; + drive-strength = <2>; + bias-pull-down; + }; }; apps_smmu: iommu@15000000 {