From patchwork Fri Mar 31 06:18:19 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Rohit Agarwal X-Patchwork-Id: 77535 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:b0ea:0:b0:3b6:4342:cba0 with SMTP id b10csp353248vqo; Thu, 30 Mar 2023 23:20:50 -0700 (PDT) X-Google-Smtp-Source: AKy350a9ZfuDBu3CKV8Ym7TeH+UkQPluvuzWCtz7unupVNTcRcMdDv0F2scs//+BonQjps9yDkhS X-Received: by 2002:a05:6402:187:b0:500:4a5d:af41 with SMTP id r7-20020a056402018700b005004a5daf41mr21567342edv.25.1680243650664; Thu, 30 Mar 2023 23:20:50 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1680243650; cv=none; d=google.com; s=arc-20160816; b=bN5TqjGrgrw9AO4QRpnEXKBbOQ7XMzF9+WXxUcRbJYwHFJjQlb/+pkWHHoevgcYUdX EUfxHPhxvAj2oXa1LaaexbJ0jCz2YfbaABvOjMtXqRIhNwbccmVtBXFEH4GgDLpL93xy sqDOtS3nsL3PCWN1bZhRvL/XpF4ueaV4Lmmih6PvQXlYb6hnNWxqEmqRfzMsoCmx0IjM lKe5bjX7jjyH34jWR6HlnDLJmSHTMcMwWuNJBJm9A/CCcW/K4HTr2s6eKmWcDEqKvxFZ dGmuEvCjdRhNsx4rD3rftKlosXUFVfTnLdt4liFE9S/e1eiGeHp2DEdy9RmTgVv9zBK2 TCDQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:references:in-reply-to:message-id:date:subject :cc:to:from:dkim-signature; bh=CggUURSqAuwsDQM9UjQasHT/j+Iq+2rrs9c1HJaYbCc=; b=HI1/PDXsOV7/TBWrLeCBxuJoTDtUs/4vTWdCmWUHCnGdQWAjWJvoZgZzt5QwKx6xmc Vx6tixKSBWkUpTcj4VQHqsh2FHu1z47clQKkZp17wiYsZ36rhHJIcgpdcjpQjUD+Zig5 PuyVlLEGp/MRHchotLuon3ckGmEIifwj/IdThH1hIBclUUvsEP6b7m/TTD9+WPaGsrhS +/VBrj/6n5M2+5GTQXmnHKYoD7wwRX3msiycySbifC6jZ2XUqkFsYEkjRLx8VHols8Uw JuZweioYrFRGEkK82XfYaSTrb8jihuvct9hYl1zXpZwMT4Xshz2I9grP4+DumhfqfRrg GkBA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=mtaUNkHw; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id x10-20020aa7daca000000b00502259be703si1072598eds.434.2023.03.30.23.20.26; Thu, 30 Mar 2023 23:20:50 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=mtaUNkHw; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230128AbjCaGSx (ORCPT + 99 others); Fri, 31 Mar 2023 02:18:53 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:57516 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229957AbjCaGSn (ORCPT ); Fri, 31 Mar 2023 02:18:43 -0400 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 12AC62720; Thu, 30 Mar 2023 23:18:42 -0700 (PDT) Received: from pps.filterd (m0279872.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.17.1.19/8.17.1.19) with ESMTP id 32V4OMiE015993; Fri, 31 Mar 2023 06:18:36 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h=from : to : cc : subject : date : message-id : in-reply-to : references; s=qcppdkim1; bh=CggUURSqAuwsDQM9UjQasHT/j+Iq+2rrs9c1HJaYbCc=; b=mtaUNkHwQlyxO8nYNqXtDRVuB7OAO37cs75DL6sdvMQP06t7I+mIkX60TFxQ9Q0foCUU +nqTI+WWhtNLEhuOwWT3J7jIDitdy//L3oo0+puFL6bRJc9LK+q/hywojywsS3zLeKQf svTMycg+zLu2kN1C8GcQbLyzZIegUiqQKIvzWUPa62U+/e8Bsm7b1HoFiFlgVS+fOKm5 vfwzNlYhwG69NDaoChsCUy+owFbKR25q+Jjld2AAO15vdhqMuIqvuVouZ1xD3anYX5Z+ DrGAJ7KuLW4WRfgpMBagIuU6l4GDRMlnzsQaJldf1Maz1gGgdtizawTkTzjBY3xOELWP mQ== Received: from apblrppmta02.qualcomm.com (blr-bdr-fw-01_GlobalNAT_AllZones-Outside.qualcomm.com [103.229.18.19]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3pncx0stjj-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 31 Mar 2023 06:18:35 +0000 Received: from pps.filterd (APBLRPPMTA02.qualcomm.com [127.0.0.1]) by APBLRPPMTA02.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTP id 32V6IWdK013907; Fri, 31 Mar 2023 06:18:32 GMT Received: from pps.reinject (localhost [127.0.0.1]) by APBLRPPMTA02.qualcomm.com (PPS) with ESMTPS id 3pht1knm28-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NO); Fri, 31 Mar 2023 06:18:32 +0000 Received: from APBLRPPMTA02.qualcomm.com (APBLRPPMTA02.qualcomm.com [127.0.0.1]) by pps.reinject (8.17.1.5/8.17.1.5) with ESMTP id 32V6IV8t013872; Fri, 31 Mar 2023 06:18:32 GMT Received: from hu-sgudaval-hyd.qualcomm.com (hu-rohiagar-hyd.qualcomm.com [10.213.106.138]) by APBLRPPMTA02.qualcomm.com (PPS) with ESMTP id 32V6IVC3013882; Fri, 31 Mar 2023 06:18:32 +0000 Received: by hu-sgudaval-hyd.qualcomm.com (Postfix, from userid 3970568) id 1DA404F33; Fri, 31 Mar 2023 11:48:31 +0530 (+0530) From: Rohit Agarwal To: agross@kernel.org, andersson@kernel.org, konrad.dybcio@linaro.org, mani@kernel.org, bhelgaas@google.com, lpieralisi@kernel.org, kw@linux.com, robh@kernel.org, krzysztof.kozlowski+dt@linaro.org, manivannan.sadhasivam@linaro.org Cc: linux-arm-msm@vger.kernel.org, linux-pci@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Rohit Agarwal Subject: [PATCH v5 2/5] ARM: dts: qcom: sdx65: Add support for PCIe PHY Date: Fri, 31 Mar 2023 11:48:19 +0530 Message-Id: <1680243502-23744-3-git-send-email-quic_rohiagar@quicinc.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1680243502-23744-1-git-send-email-quic_rohiagar@quicinc.com> References: <1680243502-23744-1-git-send-email-quic_rohiagar@quicinc.com> X-QCInternal: smtphost X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: KMeU-KtJCqGGF-9LM2blQoUkXinbaht8 X-Proofpoint-GUID: KMeU-KtJCqGGF-9LM2blQoUkXinbaht8 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.254,Aquarius:18.0.942,Hydra:6.0.573,FMLib:17.11.170.22 definitions=2023-03-31_02,2023-03-30_04,2023-02-09_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 impostorscore=0 mlxscore=0 malwarescore=0 priorityscore=1501 bulkscore=0 adultscore=0 clxscore=1015 suspectscore=0 phishscore=0 mlxlogscore=999 spamscore=0 lowpriorityscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.12.0-2303200000 definitions=main-2303310050 X-Spam-Status: No, score=0.2 required=5.0 tests=DKIM_SIGNED,DKIM_VALID, DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,SPF_HELO_NONE,SPF_NONE autolearn=no autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1761863166433971416?= X-GMAIL-MSGID: =?utf-8?q?1761863166433971416?= Add devicetree support for PCIe PHY used in SDX65 platform. This PHY is used by the PCIe EP controller. Signed-off-by: Rohit Agarwal Reviewed-by: Konrad Dybcio --- arch/arm/boot/dts/qcom-sdx65.dtsi | 31 +++++++++++++++++++++++++++++++ 1 file changed, 31 insertions(+) diff --git a/arch/arm/boot/dts/qcom-sdx65.dtsi b/arch/arm/boot/dts/qcom-sdx65.dtsi index 192f9f9..084daf8 100644 --- a/arch/arm/boot/dts/qcom-sdx65.dtsi +++ b/arch/arm/boot/dts/qcom-sdx65.dtsi @@ -293,6 +293,37 @@ status = "disabled"; }; + pcie_phy: phy@1c06000 { + compatible = "qcom,sdx65-qmp-gen4x2-pcie-phy"; + reg = <0x01c06000 0x2000>; + + clocks = <&gcc GCC_PCIE_AUX_PHY_CLK_SRC>, + <&gcc GCC_PCIE_CFG_AHB_CLK>, + <&gcc GCC_PCIE_0_CLKREF_EN>, + <&gcc GCC_PCIE_RCHNG_PHY_CLK>, + <&gcc GCC_PCIE_PIPE_CLK>; + clock-names = "aux", + "cfg_ahb", + "ref", + "rchng", + "pipe"; + + resets = <&gcc GCC_PCIE_PHY_BCR>; + reset-names = "phy"; + + assigned-clocks = <&gcc GCC_PCIE_RCHNG_PHY_CLK>; + assigned-clock-rates = <100000000>; + + power-domains = <&gcc PCIE_GDSC>; + + #clock-cells = <0>; + clock-output-names = "pcie_pipe_clk"; + + #phy-cells = <0>; + + status = "disabled"; + }; + tcsr_mutex: hwlock@1f40000 { compatible = "qcom,tcsr-mutex"; reg = <0x01f40000 0x40000>;