From patchwork Wed Mar 8 13:35:29 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Rohit Agarwal X-Patchwork-Id: 66243 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a5d:5915:0:0:0:0:0 with SMTP id v21csp335942wrd; Wed, 8 Mar 2023 05:39:18 -0800 (PST) X-Google-Smtp-Source: AK7set9aH5Ezykpnb6fTKnv/zUvL/c2SKoV0ZtGk4jcliqFalwaOzn6PjCGk6hMjQLGMYkAydy9U X-Received: by 2002:a17:907:628a:b0:8b1:3b95:cf3f with SMTP id nd10-20020a170907628a00b008b13b95cf3fmr23253388ejc.70.1678282758149; Wed, 08 Mar 2023 05:39:18 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1678282758; cv=none; d=google.com; s=arc-20160816; b=dctPYaxKHEg3g6Q0SLTkleMYARJM6xnLy4ELdwsrdmOcWmhiZB1GCtpY2X4c1nHv1p b/JVOtj0VaEDNDPK4AYlwd0VlHN8zN17jA0H/Q1odtMwu5w+xfgojscijS+I110O5Jwt dfgtKTkY6sgSxx7nqI3Vwm00qeYYI9Wb6RyfFjZLiBmofIf4UQpCz9WYcyLDwHgGxf7O SVuAZVKzp43uk0fSNwVA0kfgzKmKFYMgO1zNKP9e0as2oUp1OTItA4KXFQYzo40+SgVB rGLI/knILdY+5p6QrPXNnZzGLkIvNAorf6foreIvQJCwJxt/UyBWRbb2nlIOmNwZL5K3 OJDw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:references:in-reply-to:message-id:date:subject :cc:to:from:dkim-signature; bh=YM6FsJrj737LY2w9SCVEYqknsxYusbgS5Bzu41sEM+A=; b=SKLZjZ8kflYDpwwL4uAYjBoRtzN0zrVd2s8nXahrM2jqrzZYJMYeDUTrsSqrRAKT5W 2Mi5uEo2SM91MmOsP8lJ+Ix9MIwbUtbFVuDkuCQBo0n0jwnkxqmhPWoPdp2O9CeDeHBp laoU6HSblGujMqu0nWqVMfQKFM+TD78urbqaTNoyDR+uNrlEts/ybkRkKbLw3qq/zcLw dlNSUQDh84//2GzMvR0jH84yiQGkDkDG1w/UlFRP5mH3FFu1X5oUcyAi23gHNG8A7AAT IBqkAxySOnD10N9Z6mtjwlMY5ZwzDTH7iVofTYh49qb1eoqYvVdjQNU0o+TXZV5QObKS qZqg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=nesE4Zov; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id i13-20020a1709061ccd00b008dae86d0890si3229192ejh.575.2023.03.08.05.38.53; Wed, 08 Mar 2023 05:39:18 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=nesE4Zov; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231549AbjCHNiT (ORCPT + 99 others); Wed, 8 Mar 2023 08:38:19 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:51982 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231326AbjCHNhz (ORCPT ); Wed, 8 Mar 2023 08:37:55 -0500 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id CDECBBAEF1; Wed, 8 Mar 2023 05:36:13 -0800 (PST) Received: from pps.filterd (m0279868.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.17.1.19/8.17.1.19) with ESMTP id 328CnFX0025486; Wed, 8 Mar 2023 13:35:47 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h=from : to : cc : subject : date : message-id : in-reply-to : references; s=qcppdkim1; bh=YM6FsJrj737LY2w9SCVEYqknsxYusbgS5Bzu41sEM+A=; b=nesE4ZovUTHlhl8J7HUm9zB92kA/kRPXyxbM+u5vygAFU2rmP/Ya905n0NTlwe/zV5p3 I+wMRMJT+AshwyLPuPCo1z+bj57qHfqFQUaQ1PuRVJECdYHtJfoIYvG4X/FQLhvEFgUH M6UEr5iXCppyzAKKf/XHOj+pioNq6HGU/ez/+VHgzIgmSeV6+WI1VlyipNiGY3bg0dFo 23+1in+FOhCuWWSL1QSVL3r/jpH3r96H5vEi7DbehyLFNz1D9u5pKwaS/m93fddRtfVQ DyHBHF9K4f0Nh5nAbLyqqgWHRo9xP5mkk80n0VwAPsU8gsvccKeCGIjmq3R6IndXDYyX FA== Received: from apblrppmta02.qualcomm.com (blr-bdr-fw-01_GlobalNAT_AllZones-Outside.qualcomm.com [103.229.18.19]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3p6fmm1qj1-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 08 Mar 2023 13:35:46 +0000 Received: from pps.filterd (APBLRPPMTA02.qualcomm.com [127.0.0.1]) by APBLRPPMTA02.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTP id 328DZhUk020603; Wed, 8 Mar 2023 13:35:43 GMT Received: from pps.reinject (localhost [127.0.0.1]) by APBLRPPMTA02.qualcomm.com (PPS) with ESMTPS id 3p4fftbxxh-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NO); Wed, 08 Mar 2023 13:35:43 +0000 Received: from APBLRPPMTA02.qualcomm.com (APBLRPPMTA02.qualcomm.com [127.0.0.1]) by pps.reinject (8.17.1.5/8.17.1.5) with ESMTP id 328DZgqV020583; Wed, 8 Mar 2023 13:35:42 GMT Received: from hu-sgudaval-hyd.qualcomm.com (hu-rohiagar-hyd.qualcomm.com [10.213.106.138]) by APBLRPPMTA02.qualcomm.com (PPS) with ESMTP id 328DZgES020577; Wed, 08 Mar 2023 13:35:42 +0000 Received: by hu-sgudaval-hyd.qualcomm.com (Postfix, from userid 3970568) id 13EB44FBA; Wed, 8 Mar 2023 19:05:42 +0530 (+0530) From: Rohit Agarwal To: agross@kernel.org, andersson@kernel.org, konrad.dybcio@linaro.org, lee@kernel.org, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, mani@kernel.org, lpieralisi@kernel.org, kw@linux.com, bhelgaas@google.com, manivannan.sadhasivam@linaro.org Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org, Rohit Agarwal Subject: [PATCH v3 2/5] ARM: dts: qcom: sdx65: Add support for PCIe PHY Date: Wed, 8 Mar 2023 19:05:29 +0530 Message-Id: <1678282532-16635-3-git-send-email-quic_rohiagar@quicinc.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1678282532-16635-1-git-send-email-quic_rohiagar@quicinc.com> References: <1678282532-16635-1-git-send-email-quic_rohiagar@quicinc.com> X-QCInternal: smtphost X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: cVjXlQ_i5ZbOg2B4FVHjTzEobOKVp7Hq X-Proofpoint-ORIG-GUID: cVjXlQ_i5ZbOg2B4FVHjTzEobOKVp7Hq X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.254,Aquarius:18.0.942,Hydra:6.0.573,FMLib:17.11.170.22 definitions=2023-03-08_08,2023-03-08_03,2023-02-09_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 spamscore=0 malwarescore=0 phishscore=0 clxscore=1015 adultscore=0 mlxscore=0 lowpriorityscore=0 impostorscore=0 suspectscore=0 mlxlogscore=999 bulkscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.12.0-2212070000 definitions=main-2303080115 X-Spam-Status: No, score=-1.7 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,SPF_HELO_NONE, SPF_NONE,URIBL_BLOCKED autolearn=no autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1759807021375252112?= X-GMAIL-MSGID: =?utf-8?q?1759807021375252112?= Add devicetree support for PCIe PHY used in SDX65 platform. This PHY is used by the PCIe EP controller. Signed-off-by: Rohit Agarwal --- arch/arm/boot/dts/qcom-sdx65.dtsi | 31 +++++++++++++++++++++++++++++++ 1 file changed, 31 insertions(+) diff --git a/arch/arm/boot/dts/qcom-sdx65.dtsi b/arch/arm/boot/dts/qcom-sdx65.dtsi index 192f9f9..084daf8 100644 --- a/arch/arm/boot/dts/qcom-sdx65.dtsi +++ b/arch/arm/boot/dts/qcom-sdx65.dtsi @@ -293,6 +293,37 @@ status = "disabled"; }; + pcie_phy: phy@1c06000 { + compatible = "qcom,sdx65-qmp-gen4x2-pcie-phy"; + reg = <0x01c06000 0x2000>; + + clocks = <&gcc GCC_PCIE_AUX_PHY_CLK_SRC>, + <&gcc GCC_PCIE_CFG_AHB_CLK>, + <&gcc GCC_PCIE_0_CLKREF_EN>, + <&gcc GCC_PCIE_RCHNG_PHY_CLK>, + <&gcc GCC_PCIE_PIPE_CLK>; + clock-names = "aux", + "cfg_ahb", + "ref", + "rchng", + "pipe"; + + resets = <&gcc GCC_PCIE_PHY_BCR>; + reset-names = "phy"; + + assigned-clocks = <&gcc GCC_PCIE_RCHNG_PHY_CLK>; + assigned-clock-rates = <100000000>; + + power-domains = <&gcc PCIE_GDSC>; + + #clock-cells = <0>; + clock-output-names = "pcie_pipe_clk"; + + #phy-cells = <0>; + + status = "disabled"; + }; + tcsr_mutex: hwlock@1f40000 { compatible = "qcom,tcsr-mutex"; reg = <0x01f40000 0x40000>;