From patchwork Wed Mar 8 12:19:50 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Rohit Agarwal X-Patchwork-Id: 66173 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a5d:5915:0:0:0:0:0 with SMTP id v21csp299111wrd; Wed, 8 Mar 2023 04:23:52 -0800 (PST) X-Google-Smtp-Source: AK7set+TcfVmLa8R5E3tiSYdWywcgk1T67Rc3IWvSshBssGxchWFqHVzld2+doAzI83E2dyECtDg X-Received: by 2002:a17:902:e80a:b0:19e:748c:ee29 with SMTP id u10-20020a170902e80a00b0019e748cee29mr22858158plg.55.1678278232465; Wed, 08 Mar 2023 04:23:52 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1678278232; cv=none; d=google.com; s=arc-20160816; b=IbuxSeWIPxWamIAs/sI+/yo/VBdh271OSVDbG6BydgYqgM7lZrvY/gLlVbeyxxxFsx pCtEV/EmnW8XCXeMdUqpxvMW9DpXQls87JqskPgVfScd10NOJOElemUYxVGH74uQqE4x S9yo4RsCig8rSH/HkYkBAmUS8VoDuJ07EnTtFQHSdBrQ4lDk/lvsbBdvSP611rVrGX7e EeIwQRWky4MBb/8+VqNCt8f80OWNcFWJgtc5AzTlbVHNCJPjFrDh8Wmr3I+dQ8OaIh6m P3fQ2wophQswr7dvdp4lAA38ZwohXaV7Wo3AqJQY+wnj5Uzdur+DTrTr7E5a2Y4wTxdq 4IwQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:references:in-reply-to:message-id:date:subject :cc:to:from:dkim-signature; bh=+e/H92uUJNx92Ro/yEJ/LS8VqC2wZgo72OrZ/DH5Ixc=; b=j22G5tAcbIr8aPZma8H8CgesHuXhpSV31Jst64TqwSH5ZSCauukmBT6cAhLJSGxhiV /KPX0HXJ85S6d41nOIljUPAO587j9swaPQ/3PUY9+REmLmMVhY7kaRvxUWy77w1Y0hrZ YgDRBwmv8/ndbDFmkjBor8RZFnMUsgDIaYrm1jPRf1yPjowiRSwn33jVfGu/Pp3SjZME /IXOE2HR2gQZsye+oerr+z/HEXug4PECLto3tca9UtZlstytMLXgifYa0ZorPOZnqsGO jDDX4LKm5/h3TC3IfDZhv+dhM1RdOz0/CiqE7ridunPclr81E+OCSOhphZFgkk64w+qO YmPA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=m9p9x0vw; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id p1-20020a1709026b8100b001867ea919bdsi13903587plk.25.2023.03.08.04.23.39; Wed, 08 Mar 2023 04:23:52 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=m9p9x0vw; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231364AbjCHMUu (ORCPT + 99 others); Wed, 8 Mar 2023 07:20:50 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:38164 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231312AbjCHMUX (ORCPT ); Wed, 8 Mar 2023 07:20:23 -0500 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 2D2C39E51F; Wed, 8 Mar 2023 04:20:17 -0800 (PST) Received: from pps.filterd (m0279871.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.17.1.19/8.17.1.19) with ESMTP id 32853GTb022514; Wed, 8 Mar 2023 12:20:09 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h=from : to : cc : subject : date : message-id : in-reply-to : references; s=qcppdkim1; bh=+e/H92uUJNx92Ro/yEJ/LS8VqC2wZgo72OrZ/DH5Ixc=; b=m9p9x0vwB3IOA0Is2n9o7dr0mOfYAOA70rIZU2DGDE1XVMM7SXdJ0BD0aghhfd9HYTqX CIqWEOJyH64uoIrZ/k7KuTKRpSn8Sl/WwYOCfxmSeuVgZdVg9G/qomQp67gjyCSnICj6 U6LK2gL3OmjF2GhjzUYh468YYtujHlf464qqdCBA02FMtb2iHEqc5Zd97zwzXxkZf3wv sNAWWGpOsn5m2qJyk5Cjh9SqPo2/V+K61xm5nEcFPdObs/9TfwdeIdZkXy9BOTDuHKZI vCa3mnvWkKnezldw1eU7QLOHF4dqN1lqmyVZCpEz+myubUTaTlrWsbEW1P8kMe1uZpTS pw== Received: from apblrppmta01.qualcomm.com (blr-bdr-fw-01_GlobalNAT_AllZones-Outside.qualcomm.com [103.229.18.19]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3p6fga1ju7-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 08 Mar 2023 12:20:09 +0000 Received: from pps.filterd (APBLRPPMTA01.qualcomm.com [127.0.0.1]) by APBLRPPMTA01.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTP id 328CK6rh031435; Wed, 8 Mar 2023 12:20:06 GMT Received: from pps.reinject (localhost [127.0.0.1]) by APBLRPPMTA01.qualcomm.com (PPS) with ESMTPS id 3p4fgkn0c7-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NO); Wed, 08 Mar 2023 12:20:06 +0000 Received: from APBLRPPMTA01.qualcomm.com (APBLRPPMTA01.qualcomm.com [127.0.0.1]) by pps.reinject (8.17.1.5/8.17.1.5) with ESMTP id 328CK5i8031421; Wed, 8 Mar 2023 12:20:05 GMT Received: from hu-sgudaval-hyd.qualcomm.com (hu-rohiagar-hyd.qualcomm.com [10.213.106.138]) by APBLRPPMTA01.qualcomm.com (PPS) with ESMTP id 328CK5dv031410; Wed, 08 Mar 2023 12:20:05 +0000 Received: by hu-sgudaval-hyd.qualcomm.com (Postfix, from userid 3970568) id 98F6A4F94; Wed, 8 Mar 2023 17:50:04 +0530 (+0530) From: Rohit Agarwal To: agross@kernel.org, andersson@kernel.org, konrad.dybcio@linaro.org, lee@kernel.org, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, mani@kernel.org, lpieralisi@kernel.org, kw@linux.com, bhelgaas@google.com, manivannan.sadhasivam@linaro.org Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org, Rohit Agarwal Subject: [PATCH v2 3/6] ARM: dts: qcom: sdx65: Add support for PCIe PHY Date: Wed, 8 Mar 2023 17:49:50 +0530 Message-Id: <1678277993-18836-4-git-send-email-quic_rohiagar@quicinc.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1678277993-18836-1-git-send-email-quic_rohiagar@quicinc.com> References: <1678277993-18836-1-git-send-email-quic_rohiagar@quicinc.com> X-QCInternal: smtphost X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: 5ZdBE2YwwSZ4_Z4Q4vic2FjMf0PQokbX X-Proofpoint-ORIG-GUID: 5ZdBE2YwwSZ4_Z4Q4vic2FjMf0PQokbX X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.254,Aquarius:18.0.942,Hydra:6.0.573,FMLib:17.11.170.22 definitions=2023-03-08_07,2023-03-08_02,2023-02-09_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 adultscore=0 lowpriorityscore=0 malwarescore=0 priorityscore=1501 suspectscore=0 spamscore=0 mlxscore=0 clxscore=1015 mlxlogscore=999 impostorscore=0 bulkscore=0 phishscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.12.0-2212070000 definitions=main-2303080106 X-Spam-Status: No, score=-1.7 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,SPF_HELO_NONE, SPF_NONE,URIBL_BLOCKED autolearn=no autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1759802275823375409?= X-GMAIL-MSGID: =?utf-8?q?1759802275823375409?= Add devicetree support for PCIe PHY used in SDX65 platform. This PHY is used by the PCIe EP controller. Signed-off-by: Rohit Agarwal --- arch/arm/boot/dts/qcom-sdx65.dtsi | 33 +++++++++++++++++++++++++++++++++ 1 file changed, 33 insertions(+) diff --git a/arch/arm/boot/dts/qcom-sdx65.dtsi b/arch/arm/boot/dts/qcom-sdx65.dtsi index 192f9f9..df9d428 100644 --- a/arch/arm/boot/dts/qcom-sdx65.dtsi +++ b/arch/arm/boot/dts/qcom-sdx65.dtsi @@ -293,6 +293,39 @@ status = "disabled"; }; + pcie_phy: phy@1c06000 { + compatible = "qcom,sdx65-qmp-gen4x2-pcie-phy"; + reg = <0x01c06000 0x2000>; + #address-cells = <1>; + #size-cells = <1>; + ranges; + clocks = <&gcc GCC_PCIE_AUX_PHY_CLK_SRC>, + <&gcc GCC_PCIE_CFG_AHB_CLK>, + <&gcc GCC_PCIE_0_CLKREF_EN>, + <&gcc GCC_PCIE_RCHNG_PHY_CLK>; + <&gcc GCC_PCIE_PIPE_CLK>; + clock-names = "aux", + "cfg_ahb", + "ref", + "rchng", + "pipe"; + + resets = <&gcc GCC_PCIE_PHY_BCR>; + reset-names = "phy"; + + assigned-clocks = <&gcc GCC_PCIE_RCHNG_PHY_CLK>; + assigned-clock-rates = <100000000>; + + power-domains = <&gcc PCIE_GDSC>; + + #clock-cells = <0>; + clock-output-names = "pcie_pipe_clk"; + + #phy-cells = <0>; + + status = "disabled"; + }; + tcsr_mutex: hwlock@1f40000 { compatible = "qcom,tcsr-mutex"; reg = <0x01f40000 0x40000>;