From patchwork Mon Mar 6 05:25:02 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Rohit Agarwal X-Patchwork-Id: 64458 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a5d:5915:0:0:0:0:0 with SMTP id v21csp1668580wrd; Sun, 5 Mar 2023 21:27:12 -0800 (PST) X-Google-Smtp-Source: AK7set/rwYkE2YZIAm6oglSzTC2ikwKSHKYzfNtC+MDwv21f4CGfboteaL5aeeWRgnbgO+AZ85oH X-Received: by 2002:a05:6a20:a11c:b0:cc:63c6:8d3a with SMTP id q28-20020a056a20a11c00b000cc63c68d3amr10382811pzk.41.1678080432213; Sun, 05 Mar 2023 21:27:12 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1678080432; cv=none; d=google.com; s=arc-20160816; b=h4ucOMtmNlwCQKnUf12ad9+mWas6VG5mP66vj5hH+rlQ6o37qkl4C9zLuUqW+dsKe6 bIDOaJKDh7Yw6zVAoCKYP24e5iRbLGUfWlGJOMcshFtW1mY61H5QCHkBPfr3GvdHSPRD FeJCiWvxfclAFdeUFIriiu9UiF55Ej5MJeTMTUaVvvFTkk6Hi7ELQOEbhH2MdgRmsrxB uAKtIBorCeL3oWhvAfE2L/CyxdbO2SIE9P89BL9kCwN59XT7DlLQ/lpD6EsSQCliFaCw MxjA6ayTprj6CP4A+S2uxNv87tov7qhq+R8zYQ5rz4OHUnhTf5Np5GEDmxup4mZU7p7p 7z1w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:references:in-reply-to:message-id:date:subject :cc:to:from:dkim-signature; bh=bFq6zL0ySHaidn8J978nE3ke39z8YbaPQUvVcMdr5zg=; b=IprBFTINva+0EghVKO0MOmnDpr4NHj9/gkLwenojpHaL8ulLMbX54I4mIRqs9vfx8F fY5L6bODFkmNDCC/IbADPu3X6PEi2xCjah4P/8ebjNmpVVj+ZQntW4P1r4UGT92Pm+01 H4clcGYkxbWdvlzjgfp//XPsPb+JDXPOD8Tw7VLdhpnCSLXD1B6EkJHpfWJtdOraqmLh rEALEmKyxz1Kt3acjcjVE0TxARYfS4W6DiccLNTIy+FYpGpE3KhDAVuLT5EZoku5nJcq UfuDisr5EdwS6O8gPNWwVWY5PUor5tlhFEvd3fqLTO4MvNQdwnMwEE0Jjau9rOx9ohU3 VWPQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=I8xZ6PL3; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id x5-20020aa79565000000b005dd4ab3a2c3si8717639pfq.182.2023.03.05.21.26.58; Sun, 05 Mar 2023 21:27:12 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=I8xZ6PL3; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229582AbjCFFZp (ORCPT + 99 others); Mon, 6 Mar 2023 00:25:45 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:60738 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229744AbjCFFZZ (ORCPT ); Mon, 6 Mar 2023 00:25:25 -0500 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id E00871A951; Sun, 5 Mar 2023 21:25:23 -0800 (PST) Received: from pps.filterd (m0279872.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.17.1.19/8.17.1.19) with ESMTP id 32624YP0032741; Mon, 6 Mar 2023 05:25:18 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h=from : to : cc : subject : date : message-id : in-reply-to : references; s=qcppdkim1; bh=bFq6zL0ySHaidn8J978nE3ke39z8YbaPQUvVcMdr5zg=; b=I8xZ6PL3/3XxfVIn7xpeHlcZV+Yc2wzCIG4UCdmKvZZcWAHOquCnXVBgVxmoeXDWiVHn ba3cOl0mzPwLD5IBgdFIDhuKUHKnxyaPYfQZACL8w7+6jLStTnJslCfASHQJeRhbvGTv gMnf9WA0rRvXPbfgkiiS7DAhhS6Ohm5oMgkeJB526/H61/c0CgUZTKGdv52daRa51DEM DZaaoSGjlQdCipErxeo2xeS8V2tFck83GGUBfIM4x6z4j4h+M8aEKfAaRhEW2EhjVHMf W5udlc2pAvhevd0z+9QZn7tK+3uJ6LeyiAEhJESqUyx0yDYLUjQtsTe94vrgnZCgOWS8 mg== Received: from apblrppmta01.qualcomm.com (blr-bdr-fw-01_GlobalNAT_AllZones-Outside.qualcomm.com [103.229.18.19]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3p41jaud0x-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Mon, 06 Mar 2023 05:25:18 +0000 Received: from pps.filterd (APBLRPPMTA01.qualcomm.com [127.0.0.1]) by APBLRPPMTA01.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTP id 3265P7na016184; Mon, 6 Mar 2023 05:25:07 GMT Received: from pps.reinject (localhost [127.0.0.1]) by APBLRPPMTA01.qualcomm.com (PPS) with ESMTPS id 3p4fgk73a4-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NO); Mon, 06 Mar 2023 05:25:07 +0000 Received: from APBLRPPMTA01.qualcomm.com (APBLRPPMTA01.qualcomm.com [127.0.0.1]) by pps.reinject (8.17.1.5/8.17.1.5) with ESMTP id 3265P6XR016096; Mon, 6 Mar 2023 05:25:06 GMT Received: from hu-sgudaval-hyd.qualcomm.com (hu-rohiagar-hyd.qualcomm.com [10.213.106.138]) by APBLRPPMTA01.qualcomm.com (PPS) with ESMTP id 3265P6N6016093; Mon, 06 Mar 2023 05:25:06 +0000 Received: by hu-sgudaval-hyd.qualcomm.com (Postfix, from userid 3970568) id 490A14F8A; Mon, 6 Mar 2023 10:55:06 +0530 (+0530) From: Rohit Agarwal To: agross@kernel.org, andersson@kernel.org, konrad.dybcio@linaro.org, lee@kernel.org, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, mani@kernel.org, lpieralisi@kernel.org, kw@linux.com, bhelgaas@google.com, manivannan.sadhasivam@linaro.org Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org, Rohit Agarwal Subject: [PATCH 6/6] ARM: dts: qcom: sdx65-mtp: Enable PCIe EP Date: Mon, 6 Mar 2023 10:55:02 +0530 Message-Id: <1678080302-29691-7-git-send-email-quic_rohiagar@quicinc.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1678080302-29691-1-git-send-email-quic_rohiagar@quicinc.com> References: <1678080302-29691-1-git-send-email-quic_rohiagar@quicinc.com> X-QCInternal: smtphost X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: _7fS3Ob5HlSLbkQcfhwzKN6ll36epcTW X-Proofpoint-GUID: _7fS3Ob5HlSLbkQcfhwzKN6ll36epcTW X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.219,Aquarius:18.0.942,Hydra:6.0.573,FMLib:17.11.170.22 definitions=2023-03-05_12,2023-03-03_01,2023-02-09_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 mlxscore=0 clxscore=1015 malwarescore=0 adultscore=0 spamscore=0 bulkscore=0 impostorscore=0 mlxlogscore=576 suspectscore=0 phishscore=0 lowpriorityscore=0 priorityscore=1501 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.12.0-2212070000 definitions=main-2303060044 X-Spam-Status: No, score=-1.7 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,SPF_HELO_NONE, SPF_NONE autolearn=no autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1759594867397628927?= X-GMAIL-MSGID: =?utf-8?q?1759594867397628927?= Enable PCIe Endpoint controller on the SDX65 MTP board based on Qualcomm SDX65 platform. Signed-off-by: Rohit Agarwal --- arch/arm/boot/dts/qcom-sdx65-mtp.dts | 46 ++++++++++++++++++++++++++++++++++++ 1 file changed, 46 insertions(+) diff --git a/arch/arm/boot/dts/qcom-sdx65-mtp.dts b/arch/arm/boot/dts/qcom-sdx65-mtp.dts index 86bb853..952de105 100644 --- a/arch/arm/boot/dts/qcom-sdx65-mtp.dts +++ b/arch/arm/boot/dts/qcom-sdx65-mtp.dts @@ -252,6 +252,14 @@ vdda-pll-supply = <&vreg_l4b_0p88>; }; +&pcie_ep { + status = "okay"; + + pinctrl-names = "default"; + pinctrl-0 = <&pcie_ep_clkreq_default &pcie_ep_perst_default + &pcie_ep_wake_default>; +}; + &qpic_bam { status = "okay"; }; @@ -276,6 +284,44 @@ memory-region = <&mpss_adsp_mem>; }; ++&tlmm { + pcie_ep_clkreq_default: pcie_ep_clkreq_default { + mux { + pins = "gpio56"; + function = "pcie_clkreq"; + }; + config { + pins = "gpio56"; + drive-strength = <2>; + bias-disable; + }; + }; + + pcie_ep_perst_default: pcie_ep_perst_default { + mux { + pins = "gpio57"; + function = "gpio"; + }; + config { + pins = "gpio57"; + drive-strength = <2>; + bias-pull-down; + }; + }; + + pcie_ep_wake_default: pcie_ep_wake_default { + mux { + pins = "gpio53"; + function = "gpio"; + }; + config { + pins = "gpio53"; + drive-strength = <2>; + bias-disable; + }; + }; +}; + &usb { status = "okay"; };