Message ID | 1675700201-12890-6-git-send-email-quic_srivasam@quicinc.com |
---|---|
State | New |
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:adf:eb09:0:0:0:0:0 with SMTP id s9csp2332411wrn; Mon, 6 Feb 2023 08:36:19 -0800 (PST) X-Google-Smtp-Source: AK7set9zs7EUpNn5Y4LDBaN0dx7Of67sAhM9JQN+uYuBQbCe2WMNBDykbkWqKc9vBvKCGcOfcJ2+ X-Received: by 2002:a05:6402:4025:b0:4aa:bc53:be32 with SMTP id d37-20020a056402402500b004aabc53be32mr2241186eda.0.1675701379719; Mon, 06 Feb 2023 08:36:19 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1675701379; cv=none; d=google.com; s=arc-20160816; b=G7WzzGkO3k4RIjbhuHgMZYEPaMmIUbWDg2BV/GeeQ9PmqQLn7r2QI+VUQ7SC/SSQ0s GFbCa9DLR1DOn3cegvh5mURNSUrHPg2rtkaknTM7gTsBYwvmoo5JqDVV5ALOVEF4MI1a DfqSgiJ/IjymOrELidHcuSEeP3Qlh7pYiJylXOFYKyz4p08qSJA4nN11k0GQfr6kEyvz 7koRYMlBfH6iSmDuca5b39Cg/UmXUKr86v40aSIgJemrT4qGYtfPdakODi3/Gg/9dd2+ r87jaEcBWAkHSauulBGTc5R6L+ByXwK70CyNyhXVrDai/h380i/njPCkFVdFMSS+/aOi nT4g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=+ncgdaviVlaVviiUH4zosmOo/lX5lapgaOZS/2yERMo=; b=YbOHb6eaRuC6QVRKL/StSVjCVdUpkeh+WANiOCnctwxkfYTjyiP4ex2c2zjkYNcrnq zUoQW10szbnR8RxnwpFLT4mLR4/XRKVJITQ50nYEDmELSHNOA/5ZCAcBdJmDWtlcKhQQ Y/QjiaJcUcVNTuZy/qRXsdQ4PmRTVVf0Ii2qm/VQWB1u3o0TuZgJky69ufueWa18uWKI Yo+DfGG14abahGN//f1kwJjn5B2q4xKNo00DMQg+mfoomLmG3L5HDIDJkm8pWow6+G2G UCeW+xtiWwpVbZyaQWSTLNQfZp52R+Me5fbbfQxEqsey3ljZT93FbeXROifvpBkPgarX Z4+g== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=ScL8OHLt; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id e14-20020a056402148e00b004aab2dcc847si3904814edv.555.2023.02.06.08.35.55; Mon, 06 Feb 2023 08:36:19 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=ScL8OHLt; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231228AbjBFQST (ORCPT <rfc822;kmanaouilinux@gmail.com> + 99 others); Mon, 6 Feb 2023 11:18:19 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:57738 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230353AbjBFQSQ (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Mon, 6 Feb 2023 11:18:16 -0500 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 76ACD525A; Mon, 6 Feb 2023 08:17:55 -0800 (PST) Received: from pps.filterd (m0279872.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.17.1.19/8.17.1.19) with ESMTP id 316EWhVa008909; Mon, 6 Feb 2023 16:17:46 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h=from : to : cc : subject : date : message-id : in-reply-to : references : mime-version : content-type; s=qcppdkim1; bh=+ncgdaviVlaVviiUH4zosmOo/lX5lapgaOZS/2yERMo=; b=ScL8OHLtAvg0Rsa7MNKEQ/DO0T/jPvDHVUTqXJpbUKOh49Qbime2z0YLgtKFg8HhDTi+ hwP2dshSj4zMaf8SmYsvAahblXoPYnLMtJx/zeLJl6OoYLXYtxrZcBmGXdQxZpWVPc/p hDQW0OeJquqmZ56SU/Tb2aC6LXaxKgvYmCnpeC5D426ZUawO3Qk4hfeTMycx8YUH1wVY A3bUvvCtD3i+PeBzTLQXETh1MoPHyZ5fMHXTdo0Y1bfGbKsGEj/FBf0GBFrYmOm+1AVx 2g2A0jXW9cek4vJPP1vDD+Cumjw5RwNoIkjtqJYfCDG2P1L4McZUeuNwZy8JrxVaJDMV Dg== Received: from nalasppmta02.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3nhfrev4mp-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Mon, 06 Feb 2023 16:17:46 +0000 Received: from nalasex01a.na.qualcomm.com (nalasex01a.na.qualcomm.com [10.47.209.196]) by NALASPPMTA02.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id 316GHjdT001516 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Mon, 6 Feb 2023 16:17:45 GMT Received: from hu-srivasam-hyd.qualcomm.com (10.80.80.8) by nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.36; Mon, 6 Feb 2023 08:17:31 -0800 From: Srinivasa Rao Mandadapu <quic_srivasam@quicinc.com> To: <krzysztof.kozlowski+dt@linaro.org>, <vkoul@kernel.org>, <agross@kernel.org>, <andersson@kernel.org>, <robh+dt@kernel.org>, <broonie@kernel.org>, <linux-arm-msm@vger.kernel.org>, <devicetree@vger.kernel.org>, <linux-kernel@vger.kernel.org>, <quic_rohkumar@quicinc.com>, <srinivas.kandagatla@linaro.org>, <dianders@chromium.org>, <swboyd@chromium.org>, <judyhsiao@chromium.org>, <alsa-devel@alsa-project.org>, <quic_rjendra@quicinc.com>, <konrad.dybcio@somainline.org>, <mka@chromium.org>, <quic_mohs@quicinc.com> CC: Srinivasa Rao Mandadapu <quic_srivasam@quicinc.com> Subject: [PATCH v5 5/8] arm64: dts: qcom: sc7280: Update lpass_tlmm node Date: Mon, 6 Feb 2023 21:46:38 +0530 Message-ID: <1675700201-12890-6-git-send-email-quic_srivasam@quicinc.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1675700201-12890-1-git-send-email-quic_srivasam@quicinc.com> References: <1675700201-12890-1-git-send-email-quic_srivasam@quicinc.com> MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.80.80.8] X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nalasex01a.na.qualcomm.com (10.47.209.196) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: yHtVvV7h7LxxT6ypiGjTJ0LQE-FjEEQL X-Proofpoint-GUID: yHtVvV7h7LxxT6ypiGjTJ0LQE-FjEEQL X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.219,Aquarius:18.0.930,Hydra:6.0.562,FMLib:17.11.122.1 definitions=2023-02-06_07,2023-02-06_03,2022-06-22_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 bulkscore=0 lowpriorityscore=0 spamscore=0 clxscore=1015 impostorscore=0 mlxscore=0 malwarescore=0 priorityscore=1501 adultscore=0 mlxlogscore=999 phishscore=0 suspectscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.12.0-2212070000 definitions=main-2302060141 X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1757100249877516537?= X-GMAIL-MSGID: =?utf-8?q?1757100249877516537?= |
Series |
Add SC7280 audioreach device tree nodes
|
|
Commit Message
Srinivasa Rao Mandadapu
Feb. 6, 2023, 4:16 p.m. UTC
Update lpass_tlmm clock properties, as different clock sources are required in ADSP enabled platforms. Also update LPASS_MCC register region. This is required to avoid memory region conflicts due to overlapping lpass_efuse Q6 regmap region used in LPASS PIL node. Signed-off-by: Srinivasa Rao Mandadapu <quic_srivasam@quicinc.com> Tested-by: Mohammad Rafi Shaik <quic_mohs@quicinc.com> --- .../arm64/boot/dts/qcom/sc7280-herobrine-audioreach-wcd9385.dtsi | 9 +++++++++ 1 file changed, 9 insertions(+)
Comments
Quoting Srinivasa Rao Mandadapu (2023-02-06 08:16:38) > Update lpass_tlmm clock properties, as different clock sources > are required in ADSP enabled platforms. > Also update LPASS_MCC register region. This is required to avoid > memory region conflicts due to overlapping lpass_efuse Q6 regmap > region used in LPASS PIL node. If efuse is overlapping, why isn't that made into an nvmem device that can be used or not used depending on the configuration?
On 06/02/2023 17:16, Srinivasa Rao Mandadapu wrote: > Update lpass_tlmm clock properties, as different clock sources All your subjects are vague. Everything is "update". That's not acceptable subject. > are required in ADSP enabled platforms. > Also update LPASS_MCC register region. This is required to avoid > memory region conflicts due to overlapping lpass_efuse Q6 regmap > region used in LPASS PIL node. > > Signed-off-by: Srinivasa Rao Mandadapu <quic_srivasam@quicinc.com> > Tested-by: Mohammad Rafi Shaik <quic_mohs@quicinc.com> > --- > .../arm64/boot/dts/qcom/sc7280-herobrine-audioreach-wcd9385.dtsi | 9 +++++++++ > 1 file changed, 9 insertions(+) > > diff --git a/arch/arm64/boot/dts/qcom/sc7280-herobrine-audioreach-wcd9385.dtsi b/arch/arm64/boot/dts/qcom/sc7280-herobrine-audioreach-wcd9385.dtsi > index 9b04491..86ba4a5 100644 > --- a/arch/arm64/boot/dts/qcom/sc7280-herobrine-audioreach-wcd9385.dtsi > +++ b/arch/arm64/boot/dts/qcom/sc7280-herobrine-audioreach-wcd9385.dtsi > @@ -121,6 +121,15 @@ > status = "okay"; > }; > > +&lpass_tlmm { > + clocks = <&q6prmcc LPASS_HW_MACRO_VOTE LPASS_CLK_ATTRIBUTE_COUPLE_NO>, > + <&q6prmcc LPASS_HW_DCODEC_VOTE LPASS_CLK_ATTRIBUTE_COUPLE_NO>; > + > + clock-names = "core", "audio"; > + reg = <0 0x033c0000 0x0 0x20000>, > + <0 0x03550000 0x0 0xa100>; Are you sure your patchset is bisectable? The conflict is already there - via patch #3 - isn't it? > +}; > + > &lpass_tx_macro { > /delete-property/ power-domains; > /delete-property/ power-domain-names; Best regards, Krzysztof
diff --git a/arch/arm64/boot/dts/qcom/sc7280-herobrine-audioreach-wcd9385.dtsi b/arch/arm64/boot/dts/qcom/sc7280-herobrine-audioreach-wcd9385.dtsi index 9b04491..86ba4a5 100644 --- a/arch/arm64/boot/dts/qcom/sc7280-herobrine-audioreach-wcd9385.dtsi +++ b/arch/arm64/boot/dts/qcom/sc7280-herobrine-audioreach-wcd9385.dtsi @@ -121,6 +121,15 @@ status = "okay"; }; +&lpass_tlmm { + clocks = <&q6prmcc LPASS_HW_MACRO_VOTE LPASS_CLK_ATTRIBUTE_COUPLE_NO>, + <&q6prmcc LPASS_HW_DCODEC_VOTE LPASS_CLK_ATTRIBUTE_COUPLE_NO>; + + clock-names = "core", "audio"; + reg = <0 0x033c0000 0x0 0x20000>, + <0 0x03550000 0x0 0xa100>; +}; + &lpass_tx_macro { /delete-property/ power-domains; /delete-property/ power-domain-names;