Message ID | 1673330093-6771-4-git-send-email-xinlei.lee@mediatek.com |
---|---|
State | New |
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a5d:4e01:0:0:0:0:0 with SMTP id p1csp2572815wrt; Mon, 9 Jan 2023 21:58:00 -0800 (PST) X-Google-Smtp-Source: AMrXdXvNDtK2zo3v13dw9rFP0TaO0IMuLcBjm37UnSh/lO7GFFCjyKy9UjpiXuGv21Gth+8gLr/m X-Received: by 2002:a17:902:ee46:b0:193:27f2:56a0 with SMTP id 6-20020a170902ee4600b0019327f256a0mr9157435plo.65.1673330280179; Mon, 09 Jan 2023 21:58:00 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1673330280; cv=none; d=google.com; s=arc-20160816; b=cCvjywgm4C0LAoAJ5TPCmWtwAJewiipbsIju+HVOFTZBz7Gq3g7fdh6RF+DZUaMm1q jpTdaM3p6gYph6F5nrcyu5JqBYBaP2RRlSmBDddJA5He43sDP3+PHOOSJAyB32mpfVlz wX7hsTHBB/IKwyQo0+E45GaxbfPbW+fbPcz9SKI0dgKkB+l9CjHr2WrU9l57G2V48izK vMZEUMMlUYpy23O2eeUvgjbsnEAvSI5to1Wl093SZvXDJnJ+C5JCylNzbRAqqGY0LrEJ nCkATH6hHaKueqWEJtXA5zs0nM9jbG76hQlDuMO28FCvvikIHaDQ8G6te29oemz7KkPg /DMQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=s5/tOMASlrJlrpdGZBEiIUGnY/yMA8EeWTUgOk0cPbU=; b=iQr0H20RtiJeOaRyPSMfHdP2E5HzJjCbD01ys35BsJk7FL7ThMSgltytVfy1Q6uYlq gf4X5GAK29FxsQ5ohX3oqsUzrzWn1LLouIk2YhgdebTe03BHlzmSLdw4cJ2R4Yi82mUC FRkuuRPcHelqHLsaBEoCSEGGQAvsnHwI1K0lBe7rHvUFxYUhshKIO1pF1X+y9iVGI6Qf yqvZIpcLDmyl5g249C6ol6R2q2hxDXvLTJ/yJFpJZ5SQyhgazI7IEdfC1A9S3EcYqxbU BG7meP6ZE7XK3/Fb6I5I3k4SDnKjDYOY89Ge6BrFhZq+CRhmwh9hZj0on7SLzZ187H+t /0hg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@mediatek.com header.s=dk header.b=JCSBlMIY; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=mediatek.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id k12-20020a170902694c00b00192fb0d84e1si9857673plt.441.2023.01.09.21.57.46; Mon, 09 Jan 2023 21:58:00 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@mediatek.com header.s=dk header.b=JCSBlMIY; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=mediatek.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230255AbjAJFzX (ORCPT <rfc822;syz17693488234@gmail.com> + 99 others); Tue, 10 Jan 2023 00:55:23 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:57772 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230057AbjAJFzK (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Tue, 10 Jan 2023 00:55:10 -0500 Received: from mailgw02.mediatek.com (unknown [210.61.82.184]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 3A29BBF79 for <linux-kernel@vger.kernel.org>; Mon, 9 Jan 2023 21:55:08 -0800 (PST) X-UUID: 9f6fb424af964269aa55797f61c1e68d-20230110 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Type:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=s5/tOMASlrJlrpdGZBEiIUGnY/yMA8EeWTUgOk0cPbU=; b=JCSBlMIYEOkUjVnVIBGoSKm0ZAfp/jJOo7IkIy3urCgzMujPXuXXpCrCfN6tIXlNLSO3EwYa+QdZyaH3DZjudaytDiE6E++PEZGAv3XwLkeosoDMfQEiNSCaOV7wslSFvMea+W3LkNbaj+zRCw/fEB8NPWvFUuEhUYAmwxRXP1Q=; X-CID-P-RULE: Release_Ham X-CID-O-INFO: VERSION:1.1.17,REQID:ad08ba1a-51d1-4514-8e82-1eea4eca1f10,IP:0,U RL:0,TC:0,Content:-5,EDM:0,RT:0,SF:95,FILE:0,BULK:0,RULE:Release_Ham,ACTIO N:release,TS:90 X-CID-INFO: VERSION:1.1.17,REQID:ad08ba1a-51d1-4514-8e82-1eea4eca1f10,IP:0,URL :0,TC:0,Content:-5,EDM:0,RT:0,SF:95,FILE:0,BULK:0,RULE:Spam_GS981B3D,ACTIO N:quarantine,TS:90 X-CID-META: VersionHash:543e81c,CLOUDID:b94c3154-dd49-462e-a4be-2143a3ddc739,B ulkID:230110135505UYOEYBJE,BulkQuantity:0,Recheck:0,SF:38|28|17|19|48,TC:n il,Content:0,EDM:-3,IP:nil,URL:0,File:nil,Bulk:nil,QS:nil,BEC:nil,COL:0,OS I:0,OSA:0 X-CID-BVR: 0 X-UUID: 9f6fb424af964269aa55797f61c1e68d-20230110 Received: from mtkmbs13n1.mediatek.inc [(172.21.101.193)] by mailgw02.mediatek.com (envelope-from <xinlei.lee@mediatek.com>) (Generic MTA with TLSv1.2 ECDHE-RSA-AES256-GCM-SHA384 256/256) with ESMTP id 1215836764; Tue, 10 Jan 2023 13:55:02 +0800 Received: from mtkmbs11n1.mediatek.inc (172.21.101.185) by mtkmbs11n1.mediatek.inc (172.21.101.185) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.792.15; Tue, 10 Jan 2023 13:55:02 +0800 Received: from mszsdaap41.gcn.mediatek.inc (10.16.6.141) by mtkmbs11n1.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.2.792.15 via Frontend Transport; Tue, 10 Jan 2023 13:55:01 +0800 From: <xinlei.lee@mediatek.com> To: <chunkuang.hu@kernel.org>, <p.zabel@pengutronix.de>, <airlied@linux.ie>, <daniel@ffwll.ch>, <matthias.bgg@gmail.com>, <angelogioacchino.delregno@collabora.com>, <jitao.shi@mediatek.com>, <thierry.reding@gmail.com>, <sam@ravnborg.org> CC: <dri-devel@lists.freedesktop.org>, <linux-kernel@vger.kernel.org>, <linux-arm-kernel@lists.infradead.org>, <linux-mediatek@lists.infradead.org>, <Project_Global_Chrome_Upstream_Group@mediatek.com>, Xinlei Lee <xinlei.lee@mediatek.com> Subject: [PATCH v2 3/3] drm/panel: boe-tv101wum-nl6: Fine tune the panel power sequence Date: Tue, 10 Jan 2023 13:54:53 +0800 Message-ID: <1673330093-6771-4-git-send-email-xinlei.lee@mediatek.com> X-Mailer: git-send-email 2.6.4 In-Reply-To: <1673330093-6771-1-git-send-email-xinlei.lee@mediatek.com> References: <1673330093-6771-1-git-send-email-xinlei.lee@mediatek.com> MIME-Version: 1.0 Content-Type: text/plain X-MTK: N X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_MSPIKE_H2,SPF_HELO_PASS, SPF_PASS,UNPARSEABLE_RELAY autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1754613971843165685?= X-GMAIL-MSGID: =?utf-8?q?1754613971843165685?= |
Series |
Reduce lcm_reset to DSI LP11 send cmd time
|
|
Commit Message
Xinlei Lee (李昕磊)
Jan. 10, 2023, 5:54 a.m. UTC
From: Xinlei Lee <xinlei.lee@mediatek.com> For "boe,tv105wum-nw0" this special panel, it is stipulated in the panel spec that MIPI needs to keep the LP11 state before the lcm_reset pin is pulled high. Signed-off-by: Xinlei Lee <xinlei.lee@mediatek.com> --- drivers/gpu/drm/panel/panel-boe-tv101wum-nl6.c | 6 ++++++ 1 file changed, 6 insertions(+)
Comments
Il 10/01/23 06:54, xinlei.lee@mediatek.com ha scritto: > From: Xinlei Lee <xinlei.lee@mediatek.com> > > For "boe,tv105wum-nw0" this special panel, it is stipulated in the > panel spec that MIPI needs to keep the LP11 state before the > lcm_reset pin is pulled high. > > Signed-off-by: Xinlei Lee <xinlei.lee@mediatek.com> > --- > drivers/gpu/drm/panel/panel-boe-tv101wum-nl6.c | 6 ++++++ > 1 file changed, 6 insertions(+) > > diff --git a/drivers/gpu/drm/panel/panel-boe-tv101wum-nl6.c b/drivers/gpu/drm/panel/panel-boe-tv101wum-nl6.c > index f0093035f1ff..67df61de64ae 100644 > --- a/drivers/gpu/drm/panel/panel-boe-tv101wum-nl6.c > +++ b/drivers/gpu/drm/panel/panel-boe-tv101wum-nl6.c > @@ -36,6 +36,7 @@ struct panel_desc { > const struct panel_init_cmd *init_cmds; > unsigned int lanes; > bool discharge_on_disable; > + bool lp11_before_reset; > }; > > struct boe_panel { > @@ -1261,6 +1262,10 @@ static int boe_panel_prepare(struct drm_panel *panel) > > usleep_range(10000, 11000); > > + if (boe->desc->lp11_before_reset) { > + mipi_dsi_dcs_nop(boe->dsi); NOP will never reach the driveric if it is in reset, which should apparently be the state of it at that point in code. I guess that you wanted to do that after LCM reset and before sending init cmds. Regards, Angelo
On Tue, 2023-01-10 at 10:22 +0100, AngeloGioacchino Del Regno wrote: > Il 10/01/23 06:54, xinlei.lee@mediatek.com ha scritto: > > From: Xinlei Lee <xinlei.lee@mediatek.com> > > > > For "boe,tv105wum-nw0" this special panel, it is stipulated in the > > panel spec that MIPI needs to keep the LP11 state before the > > lcm_reset pin is pulled high. > > > > Signed-off-by: Xinlei Lee <xinlei.lee@mediatek.com> > > --- > > drivers/gpu/drm/panel/panel-boe-tv101wum-nl6.c | 6 ++++++ > > 1 file changed, 6 insertions(+) > > > > diff --git a/drivers/gpu/drm/panel/panel-boe-tv101wum-nl6.c > > b/drivers/gpu/drm/panel/panel-boe-tv101wum-nl6.c > > index f0093035f1ff..67df61de64ae 100644 > > --- a/drivers/gpu/drm/panel/panel-boe-tv101wum-nl6.c > > +++ b/drivers/gpu/drm/panel/panel-boe-tv101wum-nl6.c > > @@ -36,6 +36,7 @@ struct panel_desc { > > const struct panel_init_cmd *init_cmds; > > unsigned int lanes; > > bool discharge_on_disable; > > + bool lp11_before_reset; > > }; > > > > struct boe_panel { > > @@ -1261,6 +1262,10 @@ static int boe_panel_prepare(struct > > drm_panel *panel) > > > > usleep_range(10000, 11000); > > > > + if (boe->desc->lp11_before_reset) { > > + mipi_dsi_dcs_nop(boe->dsi); > > NOP will never reach the driveric if it is in reset, which should > apparently be > the state of it at that point in code. > > I guess that you wanted to do that after LCM reset and before sending > init cmds. > > Regards, > Angelo > Hi Angelo: To explain to you that in my patch, sending a NOP before lcm_reset is what this particular panel driver needs. Indeed, the NOP will not reach the panel driveric before lcm_reset, but the driveric specification stipulates that the MIPI signal needs to be pulled high before lcm_reset is pulled high(NOP -> mtk_dsi_host_transfer -> mtk_dsi_lane_ready) . In order to avoid special driver initialization exceptions, this control was added. Best Regards! xinlei
diff --git a/drivers/gpu/drm/panel/panel-boe-tv101wum-nl6.c b/drivers/gpu/drm/panel/panel-boe-tv101wum-nl6.c index f0093035f1ff..67df61de64ae 100644 --- a/drivers/gpu/drm/panel/panel-boe-tv101wum-nl6.c +++ b/drivers/gpu/drm/panel/panel-boe-tv101wum-nl6.c @@ -36,6 +36,7 @@ struct panel_desc { const struct panel_init_cmd *init_cmds; unsigned int lanes; bool discharge_on_disable; + bool lp11_before_reset; }; struct boe_panel { @@ -1261,6 +1262,10 @@ static int boe_panel_prepare(struct drm_panel *panel) usleep_range(10000, 11000); + if (boe->desc->lp11_before_reset) { + mipi_dsi_dcs_nop(boe->dsi); + usleep_range(1000, 2000); + } gpiod_set_value(boe->enable_gpio, 1); usleep_range(1000, 2000); gpiod_set_value(boe->enable_gpio, 0); @@ -1487,6 +1492,7 @@ static const struct panel_desc boe_tv105wum_nw0_desc = { .mode_flags = MIPI_DSI_MODE_VIDEO | MIPI_DSI_MODE_VIDEO_SYNC_PULSE | MIPI_DSI_MODE_LPM, .init_cmds = boe_init_cmd, + .lp11_before_reset = true, }; static int boe_panel_get_modes(struct drm_panel *panel,