From patchwork Fri Dec 2 08:15:05 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Can Guo X-Patchwork-Id: 28768 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:adf:f944:0:0:0:0:0 with SMTP id q4csp714002wrr; Fri, 2 Dec 2022 00:27:56 -0800 (PST) X-Google-Smtp-Source: AA0mqf7BCWxBJaWgUhXUAmjhe0/yhz9xkGcdzHbkCNWm9fOtnetnnFbDqLhbFWRjahVT2oDwi6M/ X-Received: by 2002:a05:6402:114c:b0:457:35d4:ac66 with SMTP id g12-20020a056402114c00b0045735d4ac66mr5165654edw.415.1669969676394; Fri, 02 Dec 2022 00:27:56 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1669969676; cv=none; d=google.com; s=arc-20160816; b=x1MTW6DHEYOlWSrHvZxYmOUKKEgxFU3pRg3+XSi5CJedqOaIqkYak09qftCXrPAFSl 70LmJfQnXbA6Bul7fzRL0QznpyKNn7qpsuqJ0jfAPtu9ZQrscAqxCOtZZpNkn1xZVoX9 2+tcwNk9V5hHJk8kF79hIKuTSf+ZFWytduaoHhY1cILVF7SrRFrDigBGAdkZj83JZi3L PmNCAXHInb9yG+h7nrJgvurDgSMkVTKnN0RyZQGkCQ1LnP9wN7o9n4K0/nVK7JSRSG1V rJOH0KzXMnt7jL3u8EBia4oDOQPpAZcw/dI2VO9awRf4qsaJ0lnGReqfBNsoEvkvO7qZ Dtfg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:references:in-reply-to:message-id:date:subject :cc:to:from:dkim-signature; bh=bqlmWmuWwDlEiAfu4tj0y45q3AZFfaCcixQBG3PM2Zs=; b=sfK+r7gV336LZyT3EuLKg7cvlHgaJoT2R/JMFXVc62jSW8ejxKQDVly9OHVqYyrG+z vIDE7ZHtlYSglaNVg4Euunhl1FFN3LSfpTXqdT86B5UG4GA/P9AOayysXV/01GUCMmsL 0zsmXzcatSEHZbWGcHR9rlVGES/lUcHf/u3HVtkhysBWF4a2s03geLqe1/6Jj4mnvBFA KzspkZB6CvP0S/Qw5Ef4ZSXYIQj/HRGTYiwZe4zCkGZUDKq6kydqgqNuC3Vt5vmz4B0+ BYjNFT0rYNnGFca2AatMRjhNEE4YKv3p7A1XXVV3q1NXRaqjeWujOoJO1yPdpuCucim0 fNMw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=SaGnE8Fe; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id ka7-20020a170907990700b007aedb84056csi4516847ejc.718.2022.12.02.00.27.32; Fri, 02 Dec 2022 00:27:56 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=SaGnE8Fe; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232733AbiLBISq (ORCPT + 99 others); Fri, 2 Dec 2022 03:18:46 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:32868 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232746AbiLBIS3 (ORCPT ); Fri, 2 Dec 2022 03:18:29 -0500 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 77C792B263; Fri, 2 Dec 2022 00:16:49 -0800 (PST) Received: from pps.filterd (m0279863.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.17.1.19/8.17.1.19) with ESMTP id 2B28E6fu021178; Fri, 2 Dec 2022 08:16:35 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h=from : to : cc : subject : date : message-id : in-reply-to : references; s=qcppdkim1; bh=bqlmWmuWwDlEiAfu4tj0y45q3AZFfaCcixQBG3PM2Zs=; b=SaGnE8Fe+4o5Xi3S4SP9vA1qeEMbPIh4jS3LR93NY/TvEdNUMzue6Vmu1MC/jtykQ3l4 XJ4siNxWAt9NyPPFAa8ArRaRPl7zIzxtakpHZi+jGwjITHQSzz0cUC00S7zknF5UNxpw V3w1/m7Oh5aP3th+9WMV67NHQlqQLde+2eQWYGgcUTHRYEBki82NXxBgRdG/O+dbAF44 SC5KflaQeLMAmITATGQ+cZdXZe6DIbC3kg/NQCExd2aIJsn2F/HXXS79rQRjL9D0JKC3 o34KzgbdnjuOEx98PGjEzHsT/a3A99Nezm4cKiltUtimETrbeEgGTexR97DbvLcbVZjg aw== Received: from nasanppmta03.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3m6k5td6yk-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 02 Dec 2022 08:16:35 +0000 Received: from pps.filterd (NASANPPMTA03.qualcomm.com [127.0.0.1]) by NASANPPMTA03.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTP id 2B28C0M7019033; Fri, 2 Dec 2022 08:16:34 GMT Received: from pps.reinject (localhost [127.0.0.1]) by NASANPPMTA03.qualcomm.com (PPS) with ESMTP id 3m6j6ucj1x-1; Fri, 02 Dec 2022 08:16:34 +0000 Received: from NASANPPMTA03.qualcomm.com (NASANPPMTA03.qualcomm.com [127.0.0.1]) by pps.reinject (8.17.1.5/8.17.1.5) with ESMTP id 2B28GYPC029328; Fri, 2 Dec 2022 08:16:34 GMT Received: from stor-presley.qualcomm.com (stor-presley.qualcomm.com [192.168.140.85]) by NASANPPMTA03.qualcomm.com (PPS) with ESMTP id 2B28GXUK029323; Fri, 02 Dec 2022 08:16:34 +0000 Received: by stor-presley.qualcomm.com (Postfix, from userid 359480) id D438720DAF; Fri, 2 Dec 2022 00:16:33 -0800 (PST) From: Can Guo To: quic_asutoshd@quicinc.com, bvanassche@acm.org, mani@kernel.org, stanley.chu@mediatek.com, adrian.hunter@intel.com, beanhuo@micron.com, avri.altman@wdc.com, junwoo80.lee@samsung.com, martin.petersen@oracle.com Cc: linux-scsi@vger.kernel.org, Can Guo , Alim Akhtar , "James E.J. Bottomley" , Jinyoung Choi , linux-kernel@vger.kernel.org (open list) Subject: [PATCH 1/3] ufs: core: Add Event Specific Interrupt configuration vendor specific ops Date: Fri, 2 Dec 2022 00:15:05 -0800 Message-Id: <1669968909-33021-2-git-send-email-quic_cang@quicinc.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1669968909-33021-1-git-send-email-quic_cang@quicinc.com> References: <1669968909-33021-1-git-send-email-quic_cang@quicinc.com> X-QCInternal: smtphost X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: _YiaBnl3JcAaexnvs1aSjttgfjE2DE7N X-Proofpoint-ORIG-GUID: _YiaBnl3JcAaexnvs1aSjttgfjE2DE7N X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.219,Aquarius:18.0.923,Hydra:6.0.545,FMLib:17.11.122.1 definitions=2022-12-02_04,2022-12-01_01,2022-06-22_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 bulkscore=0 mlxlogscore=999 priorityscore=1501 suspectscore=0 spamscore=0 malwarescore=0 mlxscore=0 lowpriorityscore=0 impostorscore=0 phishscore=0 clxscore=1011 adultscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.12.0-2210170000 definitions=main-2212020062 X-Spam-Status: No, score=-1.7 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS, RCVD_IN_DNSWL_NONE,SPF_HELO_NONE,SPF_NONE autolearn=no autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1751090123323666503?= X-GMAIL-MSGID: =?utf-8?q?1751090123323666503?= As Event Specific Interrupt message format is not defined in UFSHCI JEDEC specs, and the ESI handling highly depends on how the format is designed, hence add a vendor specific ops such that SoC vendors can configure their own ESI handlers. If ESI vops is not provided or returning error, go with the legacy (central) interrupt way. Signed-off-by: Can Guo --- drivers/ufs/core/ufshcd-priv.h | 8 ++++++++ drivers/ufs/core/ufshcd.c | 5 +++++ include/ufs/ufshcd.h | 2 ++ 3 files changed, 15 insertions(+) diff --git a/drivers/ufs/core/ufshcd-priv.h b/drivers/ufs/core/ufshcd-priv.h index ff03aa5..802029e 100644 --- a/drivers/ufs/core/ufshcd-priv.h +++ b/drivers/ufs/core/ufshcd-priv.h @@ -276,6 +276,14 @@ static inline int ufshcd_vops_get_outstanding_cqs(struct ufs_hba *hba, return -EOPNOTSUPP; } +static inline int ufshcd_mcq_vops_config_esi(struct ufs_hba *hba) +{ + if (hba->vops && hba->vops->config_esi) + return hba->vops->config_esi(hba); + + return -EOPNOTSUPP; +} + extern const struct ufs_pm_lvl_states ufs_pm_lvl_states[]; /** diff --git a/drivers/ufs/core/ufshcd.c b/drivers/ufs/core/ufshcd.c index e9d6891..3762dca 100644 --- a/drivers/ufs/core/ufshcd.c +++ b/drivers/ufs/core/ufshcd.c @@ -8375,6 +8375,11 @@ static int ufshcd_alloc_mcq(struct ufs_hba *hba) static void ufshcd_config_mcq(struct ufs_hba *hba) { + int ret; + + ret = ufshcd_mcq_vops_config_esi(hba); + dev_info(hba->dev, "ESI %sconfigured\n", ret ? "is not " : ""); + ufshcd_enable_intr(hba, UFSHCD_ENABLE_MCQ_INTRS); ufshcd_mcq_make_queues_operational(hba); ufshcd_mcq_config_mac(hba, hba->nutrs); diff --git a/include/ufs/ufshcd.h b/include/ufs/ufshcd.h index f20557b..7f0139b 100644 --- a/include/ufs/ufshcd.h +++ b/include/ufs/ufshcd.h @@ -302,6 +302,7 @@ struct ufs_pwr_mode_info { * @get_hba_mac: called to get vendor specific mac value, mandatory for mcq mode * @op_runtime_config: called to config Operation and runtime regs Pointers * @get_outstanding_cqs: called to get outstanding completion queues + * @config_esi: called to config Event Specific Interrupt */ struct ufs_hba_variant_ops { const char *name; @@ -345,6 +346,7 @@ struct ufs_hba_variant_ops { int (*op_runtime_config)(struct ufs_hba *hba); int (*get_outstanding_cqs)(struct ufs_hba *hba, unsigned long *ocqs); + int (*config_esi)(struct ufs_hba *hba); }; /* clock gating state */