Message ID | cover.1688010022.git.haibo1.xu@intel.com |
---|---|
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:994d:0:b0:3d9:f83d:47d9 with SMTP id k13csp11045029vqr; Sat, 1 Jul 2023 06:39:11 -0700 (PDT) X-Google-Smtp-Source: ACHHUZ6Vo+NbLHQXnF3eeg+UNB4BJjMMVGI9aH+mQZrltsD8XbBskebuLoaJJAZrJ/AEDv2NrIIF X-Received: by 2002:a05:6a20:4413:b0:126:78b0:993a with SMTP id ce19-20020a056a20441300b0012678b0993amr4890329pzb.29.1688218750588; Sat, 01 Jul 2023 06:39:10 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1688218750; cv=none; d=google.com; s=arc-20160816; b=I3Sf9pEkysJJbbsaB61nTSNl3NhCDkcDk5hvM7Dk2lW9cVSbr5KWyxLTBBYYyMvwyf Pc1UWIqxOI1jNPJRIG1z4PUhK/Qn45PqLjrUjE66ueTsVEbQj0JDkXEEdrKIQsOSZ/nx 1Ywpnx19+GKNbcfqSTQGUiIMNczC+YrFnKrsT3Ei0uX0r+fT4HF/KBNLp2zOdAo1vtGt as+Nd2nKTSp5aZ+TicvvRVc24EtIMlEuw9r8E4R/Mr+iRTACkIzH/5VeGq5RQJ2tKW+j 0RQ0P0z7GD/vPDsLbi4OG7Bh9ukK0JdlczOGeV9MRdQTHY2POA4JDe5Un84bzGwo4hSq hXgg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:to:content-transfer-encoding:mime-version :message-id:date:subject:cc:from:dkim-signature; bh=xB0jCkNRIRdhLIuBWK3Q7PdooWBtvIv/g06x1Q0QPIw=; fh=t5Ra4m2YxRKhU4WbIwyb+raTVIOmXdZcxHU0Z8Y+pgE=; b=0J+mDxXTBveCDPwtyfd2RrY4/zUuLzyBOpf9RJSYeT75hy+emREFP1hYInchnhu+ua UGdtYdqWyMn+YWLd6i04ED6ozUHRRbKYvI3zcJHfthv/+K6xNqJ0uhJ+xxc0CguaIdfl qyeEKSfOrAznGg9mQTEOlfuCGLfw7fq7XNenwQ8VEH4DyIk5NlpHxaFDyg5+qgoQDYtM Qr7xax9zgnoJVB7stxTJvprUcBHubW9PzLUHGlGLUxHknwQx4fezueUM/W/Z8QvlWZyw t/iosGANg2s6GJskElq1RbZhmX5ZPdcUMM66oMTVRr76yYLEXvHux4vK8su1OTII4+hX l2qg== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@intel.com header.s=Intel header.b=KScv6UYT; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id h15-20020a170902f54f00b001a920be2722si13040832plf.610.2023.07.01.06.38.56; Sat, 01 Jul 2023 06:39:10 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=fail header.i=@intel.com header.s=Intel header.b=KScv6UYT; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229909AbjGANhF (ORCPT <rfc822;nicolai.engesland@gmail.com> + 99 others); Sat, 1 Jul 2023 09:37:05 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:47976 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229826AbjGANhE (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Sat, 1 Jul 2023 09:37:04 -0400 Received: from mga17.intel.com (mga17.intel.com [192.55.52.151]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id A41143ABC; Sat, 1 Jul 2023 06:37:02 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1688218622; x=1719754622; h=from:to:cc:subject:date:message-id:mime-version: content-transfer-encoding; bh=Dxr6Zdkg56bFHVuAkIb3PHTmV/Q7cAZw8O3SoMXKMZc=; b=KScv6UYTxMS9qqYhMntyckkI9VwolB8mzlk3zb8Oj5ZWbfgQqD5giXhb r/4Kg8TVMHpipuDxbdJd5My+ZKesK3Nv1pOwI9XA2skTNe/VLtoBaCfFW vvmtnwEXmskhWU3//hC2msntbNl4IK0d5w75EryWAUl9+9m+kOyl8Ycl9 q//0CGAu4n5jTKE3hajBFkI21R4TRxzOhH4SELV3TBVF+zmOTIgKwAKtt dep27bdsflpFjKPLxOMfHg1CDPBmRG9IE1u9ZP0WStDCkraGIPL86H1jo yqZxO5FXreDZrPCtLFlmsqifQGzZd/2KGRI5Oa2JK5qdz0JeHKJSVBSy+ A==; X-IronPort-AV: E=McAfee;i="6600,9927,10758"; a="342926027" X-IronPort-AV: E=Sophos;i="6.01,173,1684825200"; d="scan'208";a="342926027" Received: from orsmga008.jf.intel.com ([10.7.209.65]) by fmsmga107.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 01 Jul 2023 06:37:01 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=McAfee;i="6600,9927,10758"; a="747693831" X-IronPort-AV: E=Sophos;i="6.01,173,1684825200"; d="scan'208";a="747693831" Received: from haibo-optiplex-7090.sh.intel.com ([10.239.159.132]) by orsmga008-auth.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 01 Jul 2023 06:36:54 -0700 From: Haibo Xu <haibo1.xu@intel.com> Cc: xiaobo55x@gmail.com, haibo1.xu@intel.com, ajones@ventanamicro.com, maz@kernel.org, oliver.upton@linux.dev, seanjc@google.com, Paolo Bonzini <pbonzini@redhat.com>, Jonathan Corbet <corbet@lwn.net>, Anup Patel <anup@brainfault.org>, Atish Patra <atishp@atishpatra.org>, Paul Walmsley <paul.walmsley@sifive.com>, Palmer Dabbelt <palmer@dabbelt.com>, Albert Ou <aou@eecs.berkeley.edu>, Shuah Khan <shuah@kernel.org>, James Morse <james.morse@arm.com>, Suzuki K Poulose <suzuki.poulose@arm.com>, Zenghui Yu <yuzenghui@huawei.com>, Ricardo Koller <ricarkol@google.com>, Vishal Annapurve <vannapurve@google.com>, Vipin Sharma <vipinsh@google.com>, David Matlack <dmatlack@google.com>, Colton Lewis <coltonlewis@google.com>, kvm@vger.kernel.org, linux-doc@vger.kernel.org, linux-kernel@vger.kernel.org, kvm-riscv@lists.infradead.org, linux-riscv@lists.infradead.org, linux-kselftest@vger.kernel.org, linux-arm-kernel@lists.infradead.org, kvmarm@lists.linux.dev Subject: [PATCH v5 00/13] RISCV: Add KVM_GET_REG_LIST API Date: Sat, 1 Jul 2023 21:42:48 +0800 Message-Id: <cover.1688010022.git.haibo1.xu@intel.com> X-Mailer: git-send-email 2.34.1 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-4.4 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED, SPF_HELO_NONE,SPF_NONE,T_SCC_BODY_TEXT_LINE,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net To: unlisted-recipients:; (no To-header on input) Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1770225664487077069?= X-GMAIL-MSGID: =?utf-8?q?1770225664487077069?= |
Series |
RISCV: Add KVM_GET_REG_LIST API
|
|
Message
Haibo Xu
July 1, 2023, 1:42 p.m. UTC
KVM_GET_REG_LIST will dump all register IDs that are available to KVM_GET/SET_ONE_REG and It's very useful to identify some platform regression issue during VM migration. Patch 1-7 re-structured the get-reg-list test in aarch64 to make some of the code as common test framework that can be shared by riscv. Patch 8 move reject_set check logic to a function so as to check for different errno for different registers. Patch 9 move finalize_vcpu back to run_test so that riscv can implement its specific operation. Patch 10 change to do the get/set operation only on present-blessed list. Patch 11 add the skip_set facilities so that riscv can skip set operation on some registers. Patch 12 enabled the KVM_GET_REG_LIST API in riscv. patch 13 added the corresponding kselftest for checking possible register regressions. The get-reg-list kvm selftest was ported from aarch64 and tested with Linux v6.4 on a Qemu riscv64 virt machine. --- Changed since v4: * Rebase to v6.4 * Address Andrew's suggestions and comments: Added skip_set concept Updated errno check logic Modified finalize_vcpu as weak function Andrew Jones (7): KVM: arm64: selftests: Replace str_with_index with strdup_printf KVM: arm64: selftests: Drop SVE cap check in print_reg KVM: arm64: selftests: Remove print_reg's dependency on vcpu_config KVM: arm64: selftests: Rename vcpu_config and add to kvm_util.h KVM: arm64: selftests: Delete core_reg_fixup KVM: arm64: selftests: Split get-reg-list test code KVM: arm64: selftests: Finish generalizing get-reg-list Haibo Xu (6): KVM: arm64: selftests: Move reject_set check logic to a function KVM: arm64: selftests: Move finalize_vcpu back to run_test KVM: selftests: Only do get/set tests on present blessed list KVM: selftests: Add skip_set facility to get_reg_list test KVM: riscv: Add KVM_GET_REG_LIST API support KVM: riscv: selftests: Add get-reg-list test Documentation/virt/kvm/api.rst | 2 +- arch/riscv/kvm/vcpu.c | 375 +++++++++ tools/testing/selftests/kvm/Makefile | 11 +- .../selftests/kvm/aarch64/get-reg-list.c | 544 ++---------- tools/testing/selftests/kvm/get-reg-list.c | 395 +++++++++ .../selftests/kvm/include/kvm_util_base.h | 21 + .../selftests/kvm/include/riscv/processor.h | 3 + .../testing/selftests/kvm/include/test_util.h | 2 + tools/testing/selftests/kvm/lib/test_util.c | 15 + .../selftests/kvm/riscv/get-reg-list.c | 780 ++++++++++++++++++ 10 files changed, 1655 insertions(+), 493 deletions(-) create mode 100644 tools/testing/selftests/kvm/get-reg-list.c create mode 100644 tools/testing/selftests/kvm/riscv/get-reg-list.c
Comments
On Sat, Jul 01, 2023 at 09:42:59PM +0800, Haibo Xu wrote: > Add new skips_set members to vcpu_reg_sublist so as to skip > set operation on some registers. > > Suggested-by: Andrew Jones <ajones@ventanamicro.com> > Signed-off-by: Haibo Xu <haibo1.xu@intel.com> > --- > tools/testing/selftests/kvm/get-reg-list.c | 20 +++++++++++++------ > .../selftests/kvm/include/kvm_util_base.h | 2 ++ > 2 files changed, 16 insertions(+), 6 deletions(-) > > diff --git a/tools/testing/selftests/kvm/get-reg-list.c b/tools/testing/selftests/kvm/get-reg-list.c > index 74fb6f6fdd09..1a32a900aeea 100644 > --- a/tools/testing/selftests/kvm/get-reg-list.c > +++ b/tools/testing/selftests/kvm/get-reg-list.c > @@ -157,6 +157,7 @@ static void run_test(struct vcpu_reg_list *c) > { > int new_regs = 0, missing_regs = 0, i, n; > int failed_get = 0, failed_set = 0, failed_reject = 0; > + int skipped_set = 0; > struct kvm_vcpu *vcpu; > struct kvm_vm *vm; > struct vcpu_reg_sublist *s; > @@ -210,7 +211,7 @@ static void run_test(struct vcpu_reg_list *c) > .id = reg_list->reg[i], > .addr = (__u64)&addr, > }; > - bool reject_reg = false; > + bool reject_reg = false, skip_reg = false; > int ret; > > ret = __vcpu_get_reg(vcpu, reg_list->reg[i], &addr); > @@ -221,8 +222,8 @@ static void run_test(struct vcpu_reg_list *c) > ++failed_get; > } > > - /* rejects_set registers are rejected after KVM_ARM_VCPU_FINALIZE */ > for_each_sublist(c, s) { > + /* rejects_set registers are rejected for set operation */ > if (s->rejects_set && find_reg(s->rejects_set, s->rejects_set_n, reg.id)) { > reject_reg = true; > ret = __vcpu_ioctl(vcpu, KVM_SET_ONE_REG, ®); > @@ -234,9 +235,16 @@ static void run_test(struct vcpu_reg_list *c) > } > break; > } > + > + /* skips_set registers are skipped for set operation */ > + if (s->skips_set && find_reg(s->skips_set, s->skips_set_n, reg.id)) { > + skip_reg = true; > + ++skipped_set; > + break; > + } > } > > - if (!reject_reg) { > + if (!reject_reg && !skip_reg) { > ret = __vcpu_ioctl(vcpu, KVM_SET_ONE_REG, ®); > if (ret) { > printf("%s: Failed to set ", config_name(c)); > @@ -281,9 +289,9 @@ static void run_test(struct vcpu_reg_list *c) > } > > TEST_ASSERT(!missing_regs && !failed_get && !failed_set && !failed_reject, > - "%s: There are %d missing registers; " > - "%d registers failed get; %d registers failed set; %d registers failed reject", > - config_name(c), missing_regs, failed_get, failed_set, failed_reject); > + "%s: There are %d missing registers; %d registers failed get; " > + "%d registers failed set; %d registers failed reject; %d registers skipped set", > + config_name(c), missing_regs, failed_get, failed_set, failed_reject, skipped_set); > > pr_info("%s: PASS\n", config_name(c)); > blessed_n = 0; > diff --git a/tools/testing/selftests/kvm/include/kvm_util_base.h b/tools/testing/selftests/kvm/include/kvm_util_base.h > index e4480049000d..67c031fe89a1 100644 > --- a/tools/testing/selftests/kvm/include/kvm_util_base.h > +++ b/tools/testing/selftests/kvm/include/kvm_util_base.h > @@ -134,6 +134,8 @@ struct vcpu_reg_sublist { > __u64 regs_n; > __u64 *rejects_set; > __u64 rejects_set_n; > + __u64 *skips_set; > + __u64 skips_set_n; > }; > > struct vcpu_reg_list { > -- > 2.34.1 > Reviewed-by: Andrew Jones <ajones@ventanamicro.com>
On Sat, Jul 1, 2023 at 10:28 PM Andrew Jones <ajones@ventanamicro.com> wrote: > > On Sat, Jul 01, 2023 at 09:42:59PM +0800, Haibo Xu wrote: > > Add new skips_set members to vcpu_reg_sublist so as to skip > > set operation on some registers. > > > > Suggested-by: Andrew Jones <ajones@ventanamicro.com> > > Signed-off-by: Haibo Xu <haibo1.xu@intel.com> > > --- > > tools/testing/selftests/kvm/get-reg-list.c | 20 +++++++++++++------ > > .../selftests/kvm/include/kvm_util_base.h | 2 ++ > > 2 files changed, 16 insertions(+), 6 deletions(-) > > > > diff --git a/tools/testing/selftests/kvm/get-reg-list.c b/tools/testing/selftests/kvm/get-reg-list.c > > index 74fb6f6fdd09..1a32a900aeea 100644 > > --- a/tools/testing/selftests/kvm/get-reg-list.c > > +++ b/tools/testing/selftests/kvm/get-reg-list.c > > @@ -157,6 +157,7 @@ static void run_test(struct vcpu_reg_list *c) > > { > > int new_regs = 0, missing_regs = 0, i, n; > > int failed_get = 0, failed_set = 0, failed_reject = 0; > > + int skipped_set = 0; > > struct kvm_vcpu *vcpu; > > struct kvm_vm *vm; > > struct vcpu_reg_sublist *s; > > @@ -210,7 +211,7 @@ static void run_test(struct vcpu_reg_list *c) > > .id = reg_list->reg[i], > > .addr = (__u64)&addr, > > }; > > - bool reject_reg = false; > > + bool reject_reg = false, skip_reg = false; > > int ret; > > > > ret = __vcpu_get_reg(vcpu, reg_list->reg[i], &addr); > > @@ -221,8 +222,8 @@ static void run_test(struct vcpu_reg_list *c) > > ++failed_get; > > } > > > > - /* rejects_set registers are rejected after KVM_ARM_VCPU_FINALIZE */ > > for_each_sublist(c, s) { > > + /* rejects_set registers are rejected for set operation */ > > if (s->rejects_set && find_reg(s->rejects_set, s->rejects_set_n, reg.id)) { > > reject_reg = true; > > ret = __vcpu_ioctl(vcpu, KVM_SET_ONE_REG, ®); > > @@ -234,9 +235,16 @@ static void run_test(struct vcpu_reg_list *c) > > } > > break; > > } > > + > > + /* skips_set registers are skipped for set operation */ > > + if (s->skips_set && find_reg(s->skips_set, s->skips_set_n, reg.id)) { > > + skip_reg = true; > > + ++skipped_set; > > + break; > > + } > > } > > > > - if (!reject_reg) { > > + if (!reject_reg && !skip_reg) { > > ret = __vcpu_ioctl(vcpu, KVM_SET_ONE_REG, ®); > > if (ret) { > > printf("%s: Failed to set ", config_name(c)); > > @@ -281,9 +289,9 @@ static void run_test(struct vcpu_reg_list *c) > > } > > > > TEST_ASSERT(!missing_regs && !failed_get && !failed_set && !failed_reject, > > - "%s: There are %d missing registers; " > > - "%d registers failed get; %d registers failed set; %d registers failed reject", > > - config_name(c), missing_regs, failed_get, failed_set, failed_reject); > > + "%s: There are %d missing registers; %d registers failed get; " > > + "%d registers failed set; %d registers failed reject; %d registers skipped set", > > + config_name(c), missing_regs, failed_get, failed_set, failed_reject, skipped_set); > > > > pr_info("%s: PASS\n", config_name(c)); > > blessed_n = 0; > > diff --git a/tools/testing/selftests/kvm/include/kvm_util_base.h b/tools/testing/selftests/kvm/include/kvm_util_base.h > > index e4480049000d..67c031fe89a1 100644 > > --- a/tools/testing/selftests/kvm/include/kvm_util_base.h > > +++ b/tools/testing/selftests/kvm/include/kvm_util_base.h > > @@ -134,6 +134,8 @@ struct vcpu_reg_sublist { > > __u64 regs_n; > > __u64 *rejects_set; > > __u64 rejects_set_n; > > + __u64 *skips_set; > > + __u64 skips_set_n; > > }; > > > > struct vcpu_reg_list { > > -- > > 2.34.1 > > > > Reviewed-by: Andrew Jones <ajones@ventanamicro.com> Thanks!
On Sat, Jul 01, 2023 at 09:42:48PM +0800, Haibo Xu wrote: > KVM_GET_REG_LIST will dump all register IDs that are available to > KVM_GET/SET_ONE_REG and It's very useful to identify some platform > regression issue during VM migration. > > Patch 1-7 re-structured the get-reg-list test in aarch64 to make some > of the code as common test framework that can be shared by riscv. > > Patch 8 move reject_set check logic to a function so as to check for > different errno for different registers. > Patch 9 move finalize_vcpu back to run_test so that riscv can implement > its specific operation. > Patch 10 change to do the get/set operation only on present-blessed list. > Patch 11 add the skip_set facilities so that riscv can skip set operation > on some registers. > Patch 12 enabled the KVM_GET_REG_LIST API in riscv. > patch 13 added the corresponding kselftest for checking possible > register regressions. > > The get-reg-list kvm selftest was ported from aarch64 and tested with > Linux v6.4 on a Qemu riscv64 virt machine. Hi Haibo, This series needs a rebase on top of these recent patches commit ee053e03b08e ("KVM: selftests: get-reg-list: support ID register features") commit 5f0419a0083b ("KVM: selftests: get-reg-list: add Permission Indirection registers") The conflicts will be in my patches, which do the splitting of the test. I'll do the rebase and push it to a branch for you to pick up. Thanks, drew
On Sat, Jul 1, 2023 at 10:53 PM Andrew Jones <ajones@ventanamicro.com> wrote: > > On Sat, Jul 01, 2023 at 09:42:48PM +0800, Haibo Xu wrote: > > KVM_GET_REG_LIST will dump all register IDs that are available to > > KVM_GET/SET_ONE_REG and It's very useful to identify some platform > > regression issue during VM migration. > > > > Patch 1-7 re-structured the get-reg-list test in aarch64 to make some > > of the code as common test framework that can be shared by riscv. > > > > Patch 8 move reject_set check logic to a function so as to check for > > different errno for different registers. > > Patch 9 move finalize_vcpu back to run_test so that riscv can implement > > its specific operation. > > Patch 10 change to do the get/set operation only on present-blessed list. > > Patch 11 add the skip_set facilities so that riscv can skip set operation > > on some registers. > > Patch 12 enabled the KVM_GET_REG_LIST API in riscv. > > patch 13 added the corresponding kselftest for checking possible > > register regressions. > > > > The get-reg-list kvm selftest was ported from aarch64 and tested with > > Linux v6.4 on a Qemu riscv64 virt machine. > > Hi Haibo, > > This series needs a rebase on top of these recent patches > > commit ee053e03b08e ("KVM: selftests: get-reg-list: support ID register features") > commit 5f0419a0083b ("KVM: selftests: get-reg-list: add Permission Indirection registers") > > The conflicts will be in my patches, which do the splitting of the test. > I'll do the rebase and push it to a branch for you to pick up. > Thanks for the heads up. I will include your changes in v6. > Thanks, > drew