From patchwork Thu May 25 07:38:24 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Haibo Xu X-Patchwork-Id: 9825 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:994d:0:b0:3d9:f83d:47d9 with SMTP id k13csp184144vqr; Thu, 25 May 2023 00:49:02 -0700 (PDT) X-Google-Smtp-Source: ACHHUZ44JV27tU+/VjRR6XutpzZGgVeI1vUh/bR/LD+OBM1ZjS9B3gXES7TLJwJQ9UWVYeMjXsJA X-Received: by 2002:a05:6a00:2d8c:b0:64d:1215:a0f5 with SMTP id fb12-20020a056a002d8c00b0064d1215a0f5mr7430491pfb.34.1685000942477; Thu, 25 May 2023 00:49:02 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1685000942; cv=none; d=google.com; s=arc-20160816; b=SjRktBWIL+hj3VY28ZTQmcz3KLxxw8tAhJHlWrPDvnkrDud6tPbxxPfZ8MOwCl5IqG y2I5oFbFiu1j7PqeS6gZL6xyRBCbrKmwJE1rYtUjPHjRkhGBKf/WX/Qd/fcSNBxVksDq 5PWIYsJNWM7i5sFwttS0ptpuB7T/O4u0DHHHDJ2XXGtCRsvp7+TXUhwfGsVtS5aXVTJs jD0A9PBPdVuV1Cy/TErdBAnr6GsgAG2L8bZFTG3lXfAtubo2y7mXrjrY3A1gSJdQc1GS 73FKOkPKyd5rJVeS2OzRbZMH99Dpw3EyfhXch9yrcgVvrrWU8UWeKO6HFevrj5XuXz/L MMdw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:to:content-transfer-encoding:mime-version :message-id:date:subject:cc:from:dkim-signature; bh=CftCyyNHvMgqjMM3aXmUiyUnzOpnvwovVTltssniDC0=; b=OdaPpRFcQG1nbDUp5unOGpDUUbCHPd0/0GoXBztP8cqQHW3Ed+Z40Eb6Mlb59BI7Pw usSeeQCnIuRXuMoUBJo9uD7U5D5XC7SrYfOgW4vECivm2mjjOlr4yXUtPwwMfmbasYo6 UVsR4U6tDCWocLdm/i+uiY9lR9RlRMhWBlOHGMkzSCVVkeQVVTYJaCauGuvB6I5E+ItY OT6cWfwYjUs4JzawxhJ031rYLz/AoIAO7qVrdCLaW1x3Dlng26XIxUr8IBIqiFwpliGo MLRKZRZVTtNaci/K25kqDvqioB+PJ3887GAPzNRW/OTFHaCHNytcEf2dZQ6Q75uuCsx2 XJ0Q== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@intel.com header.s=Intel header.b=HipcddXa; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id c131-20020a624e89000000b0064f6b54b886si732068pfb.19.2023.05.25.00.48.47; Thu, 25 May 2023 00:49:02 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=fail header.i=@intel.com header.s=Intel header.b=HipcddXa; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229725AbjEYHfO (ORCPT + 99 others); Thu, 25 May 2023 03:35:14 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:58070 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229836AbjEYHfL (ORCPT ); Thu, 25 May 2023 03:35:11 -0400 Received: from mga06.intel.com (mga06b.intel.com [134.134.136.31]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 644AE189; Thu, 25 May 2023 00:35:09 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1685000109; x=1716536109; h=from:to:cc:subject:date:message-id:mime-version: content-transfer-encoding; bh=jLH4kQk6zi0cVy2k1sUXs4W9z4mmK4Cl2bsLik9SWEQ=; b=HipcddXa7Jt81SyYQ8jLSo5vDuWBZonYE1RqYCs9Eqfwt11G1Ugg1Hap WFdcBwD6E1dyUFfaHnqrr+Fe7ODaEPDtaVzTdfs1JZeciOFb1qwn4Q3Ph pXP60uMhtv0xVdRQujbJKM3oSA5oNLnwX1+o8xNvv2e+0uQ59L19af4+H 3qpj+464UbTEu9CQeTGH1Yt4RtgyfRwxrsSU+ar/a2kIL+rV35+RB70KR KKGjItzfAm8ExkbILlqsyWty2q+iffmrDOGFVglz9pH2MQpJl/RoAIRY3 +Q9Y9ILgIqpePhclHfOOYijsS8poRs8teKJyW/7IBiz1g5DAnXh61hnSZ Q==; X-IronPort-AV: E=McAfee;i="6600,9927,10720"; a="417280815" X-IronPort-AV: E=Sophos;i="6.00,190,1681196400"; d="scan'208";a="417280815" Received: from fmsmga008.fm.intel.com ([10.253.24.58]) by orsmga104.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 25 May 2023 00:32:39 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=McAfee;i="6600,9927,10720"; a="769774564" X-IronPort-AV: E=Sophos;i="6.00,190,1681196400"; d="scan'208";a="769774564" Received: from haibo-optiplex-7090.sh.intel.com ([10.239.159.132]) by fmsmga008-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 25 May 2023 00:32:32 -0700 From: Haibo Xu Cc: xiaobo55x@gmail.com, haibo1.xu@intel.com, ajones@ventanamicro.com, maz@kernel.org, oliver.upton@linux.dev, seanjc@google.com, Paolo Bonzini , Jonathan Corbet , Anup Patel , Atish Patra , Paul Walmsley , Palmer Dabbelt , Albert Ou , Shuah Khan , James Morse , Suzuki K Poulose , Zenghui Yu , David Matlack , Ben Gardon , Vipin Sharma , Colton Lewis , kvm@vger.kernel.org, linux-doc@vger.kernel.org, linux-kernel@vger.kernel.org, kvm-riscv@lists.infradead.org, linux-riscv@lists.infradead.org, linux-kselftest@vger.kernel.org, linux-arm-kernel@lists.infradead.org, kvmarm@lists.linux.dev Subject: [PATCH v2 00/11] RISCV: Add KVM_GET_REG_LIST API Date: Thu, 25 May 2023 15:38:24 +0800 Message-Id: X-Mailer: git-send-email 2.34.1 MIME-Version: 1.0 X-Spam-Status: No, score=-4.4 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED, SPF_HELO_NONE,SPF_NONE,T_SCC_BODY_TEXT_LINE,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net To: unlisted-recipients:; (no To-header on input) Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1766851548141351277?= X-GMAIL-MSGID: =?utf-8?q?1766851548141351277?= KVM_GET_REG_LIST will dump all register IDs that are available to KVM_GET/SET_ONE_REG and It's very useful to identify some platform regression issue during VM migration. Patch 1-7 re-structured the get-reg-list test in aarch64 to make some of the code as common test framework that can be shared by riscv. Patch 8 enabled the KVM_GET_REG_LIST API in riscv and patch 9-11 added the corresponding kselftest for checking possible register regressions. The get-reg-list kvm selftest was ported from aarch64 and tested with Linux 6.4-rc1 on a Qemu riscv virt machine. --- Changed since v1: * rebase to Andrew's changes * fix coding style Andrew Jones (7): KVM: arm64: selftests: Replace str_with_index with strdup_printf KVM: arm64: selftests: Drop SVE cap check in print_reg KVM: arm64: selftests: Remove print_reg's dependency on vcpu_config KVM: arm64: selftests: Rename vcpu_config and add to kvm_util.h KVM: arm64: selftests: Delete core_reg_fixup KVM: arm64: selftests: Split get-reg-list test code KVM: arm64: selftests: Finish generalizing get-reg-list Haibo Xu (4): KVM: riscv: Add KVM_GET_REG_LIST API support KVM: riscv: selftests: Make check_supported arch specific KVM: riscv: selftests: Skip some registers set operation KVM: riscv: selftests: Add get-reg-list test Documentation/virt/kvm/api.rst | 2 +- arch/riscv/kvm/vcpu.c | 372 ++++++++++++ tools/testing/selftests/kvm/Makefile | 13 +- .../selftests/kvm/aarch64/get-reg-list.c | 540 ++---------------- tools/testing/selftests/kvm/get-reg-list.c | 426 ++++++++++++++ .../selftests/kvm/include/kvm_util_base.h | 16 + .../selftests/kvm/include/riscv/processor.h | 3 + .../testing/selftests/kvm/include/test_util.h | 2 + tools/testing/selftests/kvm/lib/test_util.c | 15 + .../selftests/kvm/riscv/get-reg-list.c | 539 +++++++++++++++++ 10 files changed, 1428 insertions(+), 500 deletions(-) create mode 100644 tools/testing/selftests/kvm/get-reg-list.c create mode 100644 tools/testing/selftests/kvm/riscv/get-reg-list.c