Message ID | 20240301052534.38651-1-manikandan.m@microchip.com |
---|---|
Headers |
Return-Path: <linux-kernel+bounces-87915-ouuuleilei=gmail.com@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:7301:2097:b0:108:e6aa:91d0 with SMTP id gs23csp872663dyb; Thu, 29 Feb 2024 21:26:14 -0800 (PST) X-Forwarded-Encrypted: i=3; AJvYcCUle5zOzYQE4lmQMRRa/w4Nz5coxq4JcefDpoTLouL5rhJYLmkXXeaKl3JDTPB0Pz8vnmoKk/Klw+Qp4birxxM4vQnrhg== X-Google-Smtp-Source: AGHT+IG/zk2igAXNeSV1x9G9d6bW0nu3kJG87+HWCLiAGu/UmMjxTr0lnRB2ZkE09983Hg1eflWN X-Received: by 2002:ac8:5a8f:0:b0:42e:b793:4acc with SMTP id c15-20020ac85a8f000000b0042eb7934accmr776609qtc.24.1709270774602; Thu, 29 Feb 2024 21:26:14 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1709270774; cv=pass; d=google.com; s=arc-20160816; b=tggnXf7vf+cMAnoUOcm9L6eF8uZbtZoKfFgRO+wjqZMYsuiML5wm6WdRMvdY2yuI+f T8vh7kJHnJIb5LQjgy4yN5sx8l11ewvoHiGg+jL7dr9O061ijBwDuDM5qny//W7D2JVm O7dsJuTpfp/qSrHhnyXcm0ny4Ret2bOro/eMvyvfdtZJmlWjZKOZAKXKjJr3OxnBLr8b 347jvfdizRLOB89cjxOP79GhGtAPUPMZ0urMUP0p9/t6zXIeXkKG7GfGNiNJv0zjBpBk Saui4sHTDV7YAUDsnGuMHbRPHLZFFOAJEyxA5od74q6yWyfm9l39Zeo2XFLgs3SV7Tzc lszA== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:message-id:date:subject:cc:to :from:dkim-signature; bh=Gyd/keGwkoN+5rHupBiGB4uqKxdrqgQC6h6feFqfXMo=; fh=7zDsz27mBsgtoAIkbjOnm5GqQoRyvNqJW2tpYGq12lU=; b=Vyeie9XAGwzB1aQZn1NZuXELsjhV5IS6O1BkNXPsBilOUrNsPJnvdPuJFisuQoByGe eQvKYsw4fSKowg7czxk2g218JHf4OhNot5oUPEP0ZOXWpTHFkQz3KVcTceeeWns5mQee 0cL7WV+nhjLtfPR4axnbcwhGIQajzn5bKrL+f4Jc57DxoAay7+HzzXXQNrGo9Q/JHxb0 qk/BjUocOWvfqfqFt4TBo0VHRTrkRI6exA1wM6UFvPC19ZMH9jDALlVGOShSTl54JOtW 0JrR8S65CSTZLAaiBkkWzkW2faJdYie90hyxth3iAfCGMg5pWEgX6GWB9gOIHFSSwr6j E5Gw==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=HmcP8e9g; arc=pass (i=1 spf=pass spfdomain=microchip.com dkim=pass dkdomain=microchip.com dmarc=pass fromdomain=microchip.com); spf=pass (google.com: domain of linux-kernel+bounces-87915-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:45d1:ec00::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-87915-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=QUARANTINE sp=REJECT dis=NONE) header.from=microchip.com Received: from ny.mirrors.kernel.org (ny.mirrors.kernel.org. [2604:1380:45d1:ec00::1]) by mx.google.com with ESMTPS id z12-20020ac8454c000000b0042e6da8dde9si2777356qtn.358.2024.02.29.21.26.14 for <ouuuleilei@gmail.com> (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 29 Feb 2024 21:26:14 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-87915-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:45d1:ec00::1 as permitted sender) client-ip=2604:1380:45d1:ec00::1; Authentication-Results: mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=HmcP8e9g; arc=pass (i=1 spf=pass spfdomain=microchip.com dkim=pass dkdomain=microchip.com dmarc=pass fromdomain=microchip.com); spf=pass (google.com: domain of linux-kernel+bounces-87915-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:45d1:ec00::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-87915-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=QUARANTINE sp=REJECT dis=NONE) header.from=microchip.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ny.mirrors.kernel.org (Postfix) with ESMTPS id 653C61C2208E for <ouuuleilei@gmail.com>; Fri, 1 Mar 2024 05:26:14 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 0E4B651037; Fri, 1 Mar 2024 05:26:03 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b="HmcP8e9g" Received: from esa.microchip.iphmx.com (esa.microchip.iphmx.com [68.232.153.233]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8FEF328F4 for <linux-kernel@vger.kernel.org>; Fri, 1 Mar 2024 05:25:57 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=68.232.153.233 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1709270760; cv=none; b=orsRFK8suJoZZr/PCfe3ExQ+W89kaO/T33xiKsfQZRdfsfXAw6LiKn9BVwKtCZ3q6A89z6NITV+nuDqCB4+2bs/uSwkK7yQ87yEEs0PqFaWoxgV5+EdZrOy008Hk+akNwpB4O3iwHfIn/aYP+QOe+YspBmYIW3W8Y/sav57ZYVo= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1709270760; c=relaxed/simple; bh=4ebfRbmS0JWfdjq7CYj6Y/ZbE6u+9jx+i55gYwkZsZE=; h=From:To:CC:Subject:Date:Message-ID:MIME-Version:Content-Type; b=jg2F9UXJEjsWRGVz0jmvLl34BQgyZbLMsaovrQmpwjB8wgV++ULl5z2A5MOioPQYIGLEw6sMSb75Z8ozJQNNBSSzgh54Vi1bdKRp5aauSatwrkKUta/tTmkQVFYyfv9eoFx/irtcsAYpYhnx+KlSQ33SH4h+Kj7hxctzFPPrBnA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=microchip.com; spf=pass smtp.mailfrom=microchip.com; dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b=HmcP8e9g; arc=none smtp.client-ip=68.232.153.233 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=microchip.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=microchip.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1709270757; x=1740806757; h=from:to:cc:subject:date:message-id:mime-version: content-transfer-encoding; bh=4ebfRbmS0JWfdjq7CYj6Y/ZbE6u+9jx+i55gYwkZsZE=; b=HmcP8e9ggyJyVATRsHTA2eUBVIheKyu38+FgIaMkPwaWdlRKaIQxc2+Y 9JU/v2D3fVzpExEmcfLNwm2MxjVYmLeXtiDn0upQcyIVK9tJvh6h3blAM oEimd0fBvhtj5OXX+ElxNz8kagf97ici63DUxCMHnzxyvVbM8Zbwhskat 1WZvlOzgZv5qa2XwGm0pTQ3RCC7umFy3qmRsZSIzIedBceNAG4FQPvbBb BiIIjTOuj7LjOnGX+XQiNE08gM7AaJ7HynLBeDipXWqKEzZedPq90uIdI T5Vj4FfxuEEUfz6t/Bi4UxtjawJqigeguqSj40jkIEDLXJZV/4i8jM3jx Q==; X-CSE-ConnectionGUID: BZ390usuRumcqlmVt1Bs/w== X-CSE-MsgGUID: 23iptx7wTeqHsOKVsq3PRA== X-IronPort-AV: E=Sophos;i="6.06,195,1705388400"; d="scan'208";a="18663389" X-Amp-Result: SKIPPED(no attachment in message) Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa1.microchip.iphmx.com with ESMTP/TLS/ECDHE-RSA-AES128-GCM-SHA256; 29 Feb 2024 22:25:56 -0700 Received: from chn-vm-ex04.mchp-main.com (10.10.85.152) by chn-vm-ex03.mchp-main.com (10.10.85.151) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.35; Thu, 29 Feb 2024 22:25:53 -0700 Received: from che-lt-i67131.microchip.com (10.10.85.11) by chn-vm-ex04.mchp-main.com (10.10.85.152) with Microsoft SMTP Server id 15.1.2507.35 via Frontend Transport; Thu, 29 Feb 2024 22:25:45 -0700 From: Manikandan Muralidharan <manikandan.m@microchip.com> To: <sam@ravnborg.org>, <bbrezillon@kernel.org>, <maarten.lankhorst@linux.intel.com>, <mripard@kernel.org>, <tzimmermann@suse.de>, <airlied@gmail.com>, <daniel@ffwll.ch>, <nicolas.ferre@microchip.com>, <alexandre.belloni@bootlin.com>, <claudiu.beznea@tuxon.dev>, <lee@kernel.org>, <dri-devel@lists.freedesktop.org>, <linux-arm-kernel@lists.infradead.org>, <linux-kernel@vger.kernel.org> CC: <Hari.PrasathGE@microchip.com>, <Balamanikandan.Gunasundar@microchip.com>, <Durai.ManickamKR@microchip.com>, <Nayabbasha.Sayed@microchip.com>, <Dharma.B@microchip.com>, <Varshini.Rajendran@microchip.com>, <Balakrishnan.S@microchip.com>, <Charan.Pedumuru@microchip.com>, "Manikandan Muralidharan" <manikandan.m@microchip.com> Subject: [PATCH v9 0/8] Add support for XLCDC to sam9x7 SoC family. Date: Fri, 1 Mar 2024 10:55:26 +0530 Message-ID: <20240301052534.38651-1-manikandan.m@microchip.com> X-Mailer: git-send-email 2.25.1 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: <linux-kernel.vger.kernel.org> List-Subscribe: <mailto:linux-kernel+subscribe@vger.kernel.org> List-Unsubscribe: <mailto:linux-kernel+unsubscribe@vger.kernel.org> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1792300311661000497 X-GMAIL-MSGID: 1792300311661000497 |
Series |
Add support for XLCDC to sam9x7 SoC family.
|
|
Message
Manikandan Muralidharan
March 1, 2024, 5:25 a.m. UTC
This patch series aims to add support for XLCDC IP of sam9x7 SoC family to the DRM subsystem.XLCDC IP has additional registers and new configuration bits compared to the existing register set of HLCDC IP. The new compatible string "microchip,sam9x75-xlcdc" is defined for sam9x75 variant of the sam9x7 SoC family.The is_xlcdc flag under driver data and IP specific driver ops helps to differentiate the XLCDC and existing HLCDC code within the same driver. changes in v9: * Fix struct comments as per kernel-doc format * Rename LCDC ops * Move regmap_read_poll_timeout change to separate commit * cosmetic fixes changes in v8: * Re-arrange the patch set to prepare and update the current HLCDC code base with the new LCDC IP based driver ops and then add support for XLCDC code changes. * Fix Cosmetic issues. changes in v7: * LCDC IP driver ops functions are declared static and its declaration are removed. changes in v6: * Fixed Cosmetic defects. * Added comments for readability. changes in v5: * return value of regmap_read_poll_timeout is checked in failure case. * HLCDC and XLCDC specific driver functions are now invoked using its IP specific driver ops w/o the need of checking is_xlcdc flag. * Removed empty spaces and blank lines. changes in v4: * fixed kernel warnings reported by kernel test robot. changes in v3: * Removed de-referencing the value of is_xlcdc flag multiple times in a single function. * Removed cpu_relax() call when using regmap_read_poll_timeout. * Updated xfactor and yfactor equations using shift operators * Defined CSC co-efficients in an array for code readability. changes in v2: * Change the driver compatible name from "microchip,sam9x7-xlcdc" to "microchip,sam9x75-xlcdc". * Move is_xlcdc flag to driver data. * Remove unsed Macro definitions. * Add co-developed-bys tags * Replace regmap_read() with regmap_read_poll_timeout() call * Split code into two helpers for code readablitity. --- Durai Manickam KR (1): drm: atmel-hlcdc: Define XLCDC specific registers Manikandan Muralidharan (7): drm: atmel-hlcdc: add driver ops to differentiate HLCDC and XLCDC IP drm: atmel_hlcdc: replace regmap_read with regmap_read_poll_timeout drm: atmel_hlcdc: Add support for XLCDC using IP specific driver ops drm: atmel-hlcdc: add DPI mode support for XLCDC drm: atmel-hlcdc: add vertical and horizontal scaling support for XLCDC drm: atmel-hlcdc: add support for DSI output formats drm: atmel-hlcdc: add LCD controller layer definition for sam9x75 .../gpu/drm/atmel-hlcdc/atmel_hlcdc_crtc.c | 172 ++++++-- drivers/gpu/drm/atmel-hlcdc/atmel_hlcdc_dc.c | 105 +++++ drivers/gpu/drm/atmel-hlcdc/atmel_hlcdc_dc.h | 132 +++++-- .../gpu/drm/atmel-hlcdc/atmel_hlcdc_plane.c | 369 +++++++++++++++--- include/linux/mfd/atmel-hlcdc.h | 10 + 5 files changed, 673 insertions(+), 115 deletions(-)