From patchwork Tue Feb 20 19:14:09 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Brandon Brnich X-Patchwork-Id: 20683 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:693c:2685:b0:108:e6aa:91d0 with SMTP id mn5csp615352dyc; Tue, 20 Feb 2024 11:19:35 -0800 (PST) X-Forwarded-Encrypted: i=3; AJvYcCUl0yZj8AGhfoXbCVeD7h/Tq2yA5LHhDo9gFbDUAUUHiOzrQSHs4NmIKsoexLND262c9zTlO8JkuuVo6u5/HQ0INuu9Rg== X-Google-Smtp-Source: AGHT+IHMQxrBLFCwXFch+DGX/bBTFOd54bY/jEYs4WnVqrKxhv99U6gzXR6y7m5OTJk/o1isRSpF X-Received: by 2002:a17:902:ce01:b0:1db:8eb2:9a11 with SMTP id k1-20020a170902ce0100b001db8eb29a11mr17766305plg.53.1708456775648; Tue, 20 Feb 2024 11:19:35 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1708456775; cv=pass; d=google.com; s=arc-20160816; b=TJnKN/BdPnOgCKYsFRRL1nRjph9d/OBUnDUCdfixOgWeTe2Kb2Di10mEht2QbGDEsT 34cr+lLeArXrXcb1c5z4iPt5hNlH1zQ722TtBACdMeLguBVRhIuokTuiR8ZrJhySOLqf TsWAk2IlZS+jSE0noJHNr7c85LqAqjpwTXOXxsrFGGBJ2FTTfEralZQ7fLI0rWUfCK+a KC1G6drrfQ4Z9bGOXQgO//Rs6J5vyDXedMB/g9o7cIlyzJCpBdZevwT2w0fMIk4es1Jw ueS805jlUYN6/ufNrZNlJv+JBHeGEtvbg4rb/nIGgsdujwuwSkBJXZSC7ouGntvuEmv5 Fc0g== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:message-id:date:subject:cc:to :from:dkim-signature; bh=Ju6D8qwe0btWZ8SqLU34cJuOdj9z/fwKarHqN2ID9Iw=; fh=JkXQ+HNPLPMdlLpIHkkNIRXp7TMXYMP6zIPyG7s6Oqg=; b=peyOwf5/D4UsUgh5q15M74e28FGU8GnCoZoEDKO2RhUTe21bDb9BeQ7Mo58RBiD1bd ht5OJKnzkMCvs+LwVBx05FS32vYS0rX3SQU8WB/ckbXVej03Mxr5I1i1vLGWQOUEuezm Riz9j+tI+c+zgC4+b01661Q0TRMHdFBW7dn8+Gjs6RWWj5pzteik9cTUyzoUB4V6LeUZ Q13xLquIqojUtpyhBX2deJhx1V/9pPcYpAZyY+sJcGz3hfnJzjMiZEyO5KsWCxNYcKLk 0p3iMbKY2++N8yjYVdHc+E4P2PV5wt8Pvd0sS+fe6igPo5shwre4OobBeJOsDjaeiefk Eb6g==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=zGgQflBk; arc=pass (i=1 spf=pass spfdomain=ti.com dkim=pass dkdomain=ti.com dmarc=pass fromdomain=ti.com); spf=pass (google.com: domain of linux-kernel+bounces-73577-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:40f1:3f00::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-73577-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: from sy.mirrors.kernel.org (sy.mirrors.kernel.org. [2604:1380:40f1:3f00::1]) by mx.google.com with ESMTPS id h4-20020a170902eec400b001da17808c90si6556503plb.537.2024.02.20.11.19.35 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 20 Feb 2024 11:19:35 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-73577-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:40f1:3f00::1 as permitted sender) client-ip=2604:1380:40f1:3f00::1; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=zGgQflBk; arc=pass (i=1 spf=pass spfdomain=ti.com dkim=pass dkdomain=ti.com dmarc=pass fromdomain=ti.com); spf=pass (google.com: domain of linux-kernel+bounces-73577-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:40f1:3f00::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-73577-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by sy.mirrors.kernel.org (Postfix) with ESMTPS id 9F894B22E86 for ; Tue, 20 Feb 2024 19:15:06 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 6712B13958E; Tue, 20 Feb 2024 19:14:53 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b="zGgQflBk" Received: from fllv0015.ext.ti.com (fllv0015.ext.ti.com [198.47.19.141]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E9B8A76C9C; Tue, 20 Feb 2024 19:14:48 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.47.19.141 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1708456490; cv=none; b=JM14Xa2rqVESkYOCVJnAUGDOmtClV8fnVewZHElG+F5NPjBH+QkHDiCluM8oOE1eH+SVoOU0y5YkHwuJHkP0ygsvORMdX3MVCQSusGeqyP9SLSUUFsy8IrxqTYkqsT7fv4aSjhWHwdmc3Zkvd7HKFey18hJVT34SLVEQVudkYy0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1708456490; c=relaxed/simple; bh=+4Wi//AXlr7TWKT21ayN/iDlBqiMB79qVAUTF+4TgX0=; h=From:To:CC:Subject:Date:Message-ID:MIME-Version:Content-Type; b=ZWFdyD5ap5lKyZgj9TZH/1MlaQkkDUiYwuUT3A/Pyn6zvp6aS3k0gYQpjmCxsBLB5AwKOv3OJSGhIc1bRSEeXuyzLydaDusFiTcuqMHk+1cLoWWAxR6R0JlocIeFZbHUuodm0Fz3YnzZcPN6perJ+9nRdK9lNlGFOxo5hegQ/fM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com; spf=pass smtp.mailfrom=ti.com; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b=zGgQflBk; arc=none smtp.client-ip=198.47.19.141 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ti.com Received: from fllv0035.itg.ti.com ([10.64.41.0]) by fllv0015.ext.ti.com (8.15.2/8.15.2) with ESMTP id 41KJEKWm059295; Tue, 20 Feb 2024 13:14:20 -0600 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1708456460; bh=Ju6D8qwe0btWZ8SqLU34cJuOdj9z/fwKarHqN2ID9Iw=; h=From:To:CC:Subject:Date; b=zGgQflBkHo9JqNDaJe6c65j6qonOFk+5yMJp4fI6slSUh0mhpivJuxYk8lg4LM1a7 FMZj6OJ51GIA6GFFiWCcec05btRt4pW+DuAdUBEleRbOo8Fk6z9gpbxoj2e6v6ny2a GUduNpftU2R6U8Ml3URLCvR2DETjytI0McWEh2og= Received: from DFLE109.ent.ti.com (dfle109.ent.ti.com [10.64.6.30]) by fllv0035.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 41KJEKOs038953 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Tue, 20 Feb 2024 13:14:20 -0600 Received: from DFLE112.ent.ti.com (10.64.6.33) by DFLE109.ent.ti.com (10.64.6.30) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Tue, 20 Feb 2024 13:14:20 -0600 Received: from lelvsmtp6.itg.ti.com (10.180.75.249) by DFLE112.ent.ti.com (10.64.6.33) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via Frontend Transport; Tue, 20 Feb 2024 13:14:20 -0600 Received: from udba0500997.dhcp.ti.com (udba0500997.dhcp.ti.com [128.247.81.249]) by lelvsmtp6.itg.ti.com (8.15.2/8.15.2) with ESMTP id 41KJEKoN051513; Tue, 20 Feb 2024 13:14:20 -0600 From: Brandon Brnich To: Nishanth Menon , Vignesh Raghavendra , Tero Kristo , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Catalin Marinas , Will Deacon , Bjorn Andersson , Geert Uytterhoeven , Arnd Bergmann , Konrad Dybcio , Neil Armstrong , =?utf-8?q?N=C3=ADcolas_F_=2E_R_?= =?utf-8?q?=2E_A_=2E_Prado?= , Marek Szyprowski , , , , Darren Etheridge CC: Andrew Davis , Brandon Brnich Subject: [PATCH v5 0/4] Add Support for Wave5 on TI Devices Date: Tue, 20 Feb 2024 13:14:09 -0600 Message-ID: <20240220191413.3355007-1-b-brnich@ti.com> X-Mailer: git-send-email 2.34.1 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1791446771864709270 X-GMAIL-MSGID: 1791446771864709270 This series is responsible for adding support for Wave5 driver[0] across numerous TI K3 platforms. [0]: https://lore.kernel.org/all/ae6d2ad3-0b2a-462a-a9eb-9ce01e7a7f5e@xs4all.nl/ Changes since v4: ================= * Remove clock-names from device tree nodes per Vignesh's request - "vcodec" clock-name is defined as macro in driver, but unused - no purpose to have it in dt node Changes since v3: ================= * Address Andrew's comments - remove disabled by default on all platforms - reorder addresses in 84s4 to be correctly sorted Changes since v2: ================= * Remove reference to k3 as requested * Rebase on v6.8-rc2 where new bindings are present * Remove am62a dts entry until hrtimer[1] patch gets merged [1]: https://patchwork.kernel.org/project/linux-media/patch/20240125130833.1953617-1-devarsht@ti.com/ Changes since v1: ================= * Remove sram parameters - sram-size property not included in bindings. Without this, size will default to 0 so no point in specifying until binding is added. * Remove global CMA pools for each platform - This is something that has been added in TI backport of driver and does not yet have reliable support in upstream version. - Removing for now with intention to add back once 48-bit addressing is supported in upstream Wave5 driver. Brandon Brnich (3): arm64: dts: ti: k3-j784s4: Add Wave5 Video Encoder/Decoder Node arm64: dts: ti: k3-am62p: Add Wave5 Video Encoder/Decoder Node arm64: defconfig: Enable Wave5 Video Encoder/Decoder Darren Etheridge (1): arm64: dts: ti: k3-j721s2-main: Add Wave5 Video Encoder/Decoder Node arch/arm64/boot/dts/ti/k3-am62p-main.dtsi | 8 ++++++++ arch/arm64/boot/dts/ti/k3-j721s2-main.dtsi | 8 ++++++++ arch/arm64/boot/dts/ti/k3-j784s4-main.dtsi | 16 ++++++++++++++++ arch/arm64/boot/dts/ti/k3-j784s4.dtsi | 2 ++ arch/arm64/configs/defconfig | 1 + 5 files changed, 35 insertions(+)