Message ID | 20240216223245.12273-1-semen.protsenko@linaro.org |
---|---|
Headers |
Return-Path: <linux-kernel+bounces-69406-ouuuleilei=gmail.com@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:693c:2685:b0:108:e6aa:91d0 with SMTP id mn5csp35025dyc; Fri, 16 Feb 2024 14:55:22 -0800 (PST) X-Forwarded-Encrypted: i=3; AJvYcCV1ZAKyGiq7rDJ9wGt28i82wVI0kYbhw7Qj0myddvRZdMHxUhUd9wf6AVDhs+KavO7KGto+WhxSbq+NQOo1Giq7NaA7+g== X-Google-Smtp-Source: AGHT+IECO+VyXLRQGSzITyJ0o4G4ccO+Xem0bes6g1PifvXAF9GxI367x2U0gGt3rO0TueOLj7H5 X-Received: by 2002:a17:902:db05:b0:1db:3040:2f82 with SMTP id m5-20020a170902db0500b001db30402f82mr7051090plx.51.1708124122566; Fri, 16 Feb 2024 14:55:22 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1708124122; cv=pass; d=google.com; s=arc-20160816; b=GznE19M1Angkn2+2w/+/Arvkj6hOMr/8SQRE4LmpnK1mtxc28Bcvz1HAwc4yjEvNlN SGhcoFNOyz0kbKv3VbJf4QlrGJsTbYjQ7XYRRbPP/J6UYcqTaPUnUYPVpYzqu8dRGHhw mEHUhohHwARt31tBQQpZ9JBdfjzqyFCkK43DKWL3f2kUxK+n0WYN8lSRwZeeYFOt3EMU mwtkvuF7PbPM8AKQwMPMdXX7qjedD8ptGDq/CkWViV7nmNsAmESg2UYcJmvp9wNDaq0o gFgB1G9D0Vmt4QGhY1V7vCQdD4JMSud+PuX5xSlE2yIFtU/Bg+a6L5nKSwYR7j7T0b5N zBjA== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:message-id:date:subject:cc:to :from:dkim-signature; bh=kHTYIdNR7kys2A/utNtL/i8pf8YMUUwp1NermvOPClE=; fh=4n3uuXlgNRSFAm/BdiSah/gXR9bQtoaC+owsuHhKR98=; b=wMg6rgDbUPb92BVjjsHrk6Sy4xdqocExhQwYnGHmkRG1zIgwbmJn/m0FVPY6PqZmFA cpfNav2HX5DunDDoHHN2++iDWPMF6MywMagua1I2PXsiPvv+PgzSjcoHyGMFjRLhH97u Pro5GFTvfecFw/Cn2B5Smq4kvDlMawgG7J3tv7jZPj1dYShV684tarCriWaJj2/KjCEF fFdp0hFr/BaMa5bzSE8+wAhNfpB5zKQQFOIuEbEAZaWEgQ8XSLymxwAOwQpbl209TXLE EbP8rEKTs/olqq0ppyhN+QjbXcq+wIn1jDPLIR55J+GMHrypVsxslUmHHi3dcItc5qDj 1Rmg==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=WGp9viQL; arc=pass (i=1 spf=pass spfdomain=linaro.org dkim=pass dkdomain=linaro.org dmarc=pass fromdomain=linaro.org); spf=pass (google.com: domain of linux-kernel+bounces-69406-ouuuleilei=gmail.com@vger.kernel.org designates 147.75.48.161 as permitted sender) smtp.mailfrom="linux-kernel+bounces-69406-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from sy.mirrors.kernel.org (sy.mirrors.kernel.org. [147.75.48.161]) by mx.google.com with ESMTPS id qb18-20020a17090b281200b00297040c5cf5si613735pjb.55.2024.02.16.14.55.22 for <ouuuleilei@gmail.com> (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 16 Feb 2024 14:55:22 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-69406-ouuuleilei=gmail.com@vger.kernel.org designates 147.75.48.161 as permitted sender) client-ip=147.75.48.161; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=WGp9viQL; arc=pass (i=1 spf=pass spfdomain=linaro.org dkim=pass dkdomain=linaro.org dmarc=pass fromdomain=linaro.org); spf=pass (google.com: domain of linux-kernel+bounces-69406-ouuuleilei=gmail.com@vger.kernel.org designates 147.75.48.161 as permitted sender) smtp.mailfrom="linux-kernel+bounces-69406-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by sy.mirrors.kernel.org (Postfix) with ESMTPS id 27EAAB296ED for <ouuuleilei@gmail.com>; Fri, 16 Feb 2024 22:33:31 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id CF83D14900A; Fri, 16 Feb 2024 22:32:52 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="WGp9viQL" Received: from mail-oi1-f177.google.com (mail-oi1-f177.google.com [209.85.167.177]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A3C2E1DFFD for <linux-kernel@vger.kernel.org>; Fri, 16 Feb 2024 22:32:46 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.167.177 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1708122768; cv=none; b=ESzm3C1FO4Mt0n7GocVzVxk7L3/UHnX7EwFIDTHtFqVX5zNXDpqV05bvjHx69qO9LPjy5pQsJgWDdmgaQKJ83SkX9imB+kUizW3nkKW5TY2mRR/fimwfhKz0wLUyAkHxMNihtnteAhHrqoXf+2ZOPaW/X2Cag6GAzGtP6hOdasQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1708122768; c=relaxed/simple; bh=bJXbMlyr3+7OgLAhAoFw6DwWmRsb5c7TniueV2APaRE=; h=From:To:Cc:Subject:Date:Message-Id:MIME-Version; b=C+GosH7SELxFiniewsNmZGAe2M/bfaiz7CZ8G1SaKbDi9KjdKFefdLYGsmUUGmfJiDI+UWFShnV1spo8cZZt248CfawRVjfEWZE0Wcyrg6ZznNWcsh4hSvIqTu31cTLz/ZcjJS0qQmBIiQYv2jXEI8EM8eFD0xt0IEqHMC8pt40= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=WGp9viQL; arc=none smtp.client-ip=209.85.167.177 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Received: by mail-oi1-f177.google.com with SMTP id 5614622812f47-3c0449eaadaso2323173b6e.1 for <linux-kernel@vger.kernel.org>; Fri, 16 Feb 2024 14:32:46 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1708122766; x=1708727566; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=kHTYIdNR7kys2A/utNtL/i8pf8YMUUwp1NermvOPClE=; b=WGp9viQLhEF8SDke4sBkWwz8WW5WR6zWI4EJNqcb3V67hZPHrT/xu8RgeM383QaF+0 lxz88mF6RRtXi+BtMuTKJdug58kH2P/Ovy1++R8nOShlWSMCLA/rqp1A1D1janCgRobD tlc/SfN6yx/sB3LPGV4B/GCFO8ATPVu7PUmiPPaQQJNTrE978zOPJcO6tywFw5OTDGgz Kxg+yL+dIzYgf2Db0NyIay/ecqRRgg3v8+hF5Njbh2M7+NVy9UoL3eprYPVl4WuRhD3P gGdHXA7D3cWup0MKGYOJZIimYANqI7vzVd0gN4zgmuuLCCj/LsQTDXn8kpt698zFyh/V lVzg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1708122766; x=1708727566; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=kHTYIdNR7kys2A/utNtL/i8pf8YMUUwp1NermvOPClE=; b=pUA0FWCoBOFBfty3v7yqMKuEt2y0qBr2dDphMJNiRrZzrFSc4uIWlWkdOcQlwYOHiM /hzsjJmBmU6we6vBjG180dEGa1oNiOoVKGT9qSgO5fE/+qPUZ0GvpP6i+M6QkiB51tYw FInC2wkuCrQk1cAVg6nuEtgN5ysdBwnWbY9gezOckmaDGQuC/UV76dCIxlR2up61ljGu zGd+4WdJY/DcWndazovWBtoWS8QAG/jDvee2Syp1xnyU0SPEUhYCBXRQ1Z0VOpqGMZgd BgB3+X43P+dZPwdDIg6TgpwFmC32Ul8/D9g6pqw76Q2wSrF4iakdOlPGZg87ckGB3M+k AKVg== X-Forwarded-Encrypted: i=1; AJvYcCUXLnVWq6jzvQKCSEk3gFyMmiJ5Md7gvFcUyfgvjYCtPUL1/bSwDLqbREzVl/w5z4xhGagmOWpOvEswtvp+wQx44+lG3ITlRDf+3vD5 X-Gm-Message-State: AOJu0YxrqTXfMXOaO1J8/jElQQg3QqJyl8G7iyCYt6r02CEaDZiqYifT HRr/vJ5Ctu7A/e88+fQudZC8bBHWt7L5Qk/wkKbQHk1jZ8DvJaeUNf2M1yacCzY= X-Received: by 2002:a05:6808:238f:b0:3c0:35a1:742c with SMTP id bp15-20020a056808238f00b003c035a1742cmr7615895oib.41.1708122765783; Fri, 16 Feb 2024 14:32:45 -0800 (PST) Received: from localhost ([136.62.192.75]) by smtp.gmail.com with ESMTPSA id s9-20020a0568080b0900b003c0408e5b06sm126274oij.55.2024.02.16.14.32.45 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 16 Feb 2024 14:32:45 -0800 (PST) From: Sam Protsenko <semen.protsenko@linaro.org> To: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>, Sylwester Nawrocki <s.nawrocki@samsung.com>, Chanwoo Choi <cw00.choi@samsung.com> Cc: Alim Akhtar <alim.akhtar@samsung.com>, Michael Turquette <mturquette@baylibre.com>, Stephen Boyd <sboyd@kernel.org>, Rob Herring <robh@kernel.org>, Conor Dooley <conor+dt@kernel.org>, Tomasz Figa <tomasz.figa@gmail.com>, linux-samsung-soc@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Subject: [PATCH 00/16] clk: samsung: Add CPU clocks for Exynos850 Date: Fri, 16 Feb 2024 16:32:29 -0600 Message-Id: <20240216223245.12273-1-semen.protsenko@linaro.org> X-Mailer: git-send-email 2.39.2 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: <linux-kernel.vger.kernel.org> List-Subscribe: <mailto:linux-kernel+subscribe@vger.kernel.org> List-Unsubscribe: <mailto:linux-kernel+unsubscribe@vger.kernel.org> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1791097959942924230 X-GMAIL-MSGID: 1791097959942924230 |
Series |
clk: samsung: Add CPU clocks for Exynos850
|
|
Message
Sam Protsenko
Feb. 16, 2024, 10:32 p.m. UTC
The series implements CPU clock support for Exynos850, adds CPU CMUs to the clock driver and enables those in dts. This is the first step towards cpufreq implementation. The breakup by patch: * Patch 01: Add bindings * Patches 02..12: Prepare clk-cpu.c for Exynos850 support * Patch 13: Add Exynos850 support * Patch 14: Init PLLs to be in manual mode * Patch 15: Add CPU CMUs in Exynos850 clock driver * Patch 16: Add CPU CMUs and clocks in Exynos850 dtsi If possible, all patches should go through Krzysztof's tree. As inter-series dependencies go: * All driver changes (patch 02..15) must be taken together following the order established in this series * Patch 16 (dts changes) depends on patch 01 (bindings additions) * Patch 15 (driver changes) depends on patch 01 (bindings additions) The series was tested on E850-96 board, via DebugFS with CLOCK_ALLOW_WRITE_DEBUGFS enabled, by setting different CPU clock rates, like this: # cd /sys/kernel/debug/clk/cluster0_clk/ # cat clk_rate 1053000000 # echo 10000000 > clk_rate # cat clk_rate 130000000 Of course, DVFS/cpufreq is not implemented yet, so the CPU can't be overclocked too much right now, and the cpufreq interface is not available too. As per the TRM, the CPU operates at a voltage level of 0.65 V, 0.75 V, 0.85 V and 1.05 V. When the voltage is 0.85 V, A55 quad-core operates at 1.6 GHz and CoreSight at 200 MHz. To check the actual frequency, the "perf" tool was used: # perf stat sleep 1 And to check that on a particular CPU core: # taskset -c 4 perf stat sleep 1 Some takeaways: * Max functional frequency right now is 1.586 GHz * 1.742 GHz or more leads to the system freeze, as it requires more voltage to be operational * Max possible frequency: 2.210 GHz * The lowest possible frequency: 130 MHz * Default boot up frequency: 1.053 GHz Sam Protsenko (16): dt-bindings: clock: exynos850: Add CMU_CPUCLK0 and CMU_CPUCL1 clk: samsung: Improve clk-cpu.c style clk: samsung: Pull struct exynos_cpuclk into clk-cpu.c clk: samsung: Reduce params count in exynos_register_cpu_clock() clk: samsung: Use single CPU clock notifier callback for all chips clk: samsung: Group CPU clock functions by chip clk: samsung: Pass actual clock controller base address to CPU_CLK() clk: samsung: Use clk.h as a single header for Samsung CCF clk: samsung: Pass register layout type explicitly to CLK_CPU() clk: samsung: Keep CPU clock chip specific data in a dedicated struct clk: samsung: Keep register offsets in chip specific structure clk: samsung: Pass mask to wait_until_mux_stable() clk: samsung: Add CPU clock support for Exynos850 clk: samsung: Implement manual PLL control for ARM64 SoCs clk: samsung: exynos850: Add CMU_CPUCL0 and CMU_CPUCL1 arm64: dts: exynos: Add CPU clocks .../clock/samsung,exynos850-clock.yaml | 42 ++ arch/arm64/boot/dts/exynos/exynos850.dtsi | 26 + drivers/clk/samsung/clk-cpu.c | 565 +++++++++++++----- drivers/clk/samsung/clk-cpu.h | 53 +- drivers/clk/samsung/clk-exynos-arm64.c | 44 +- drivers/clk/samsung/clk-exynos3250.c | 4 +- drivers/clk/samsung/clk-exynos4.c | 10 +- drivers/clk/samsung/clk-exynos5250.c | 6 +- drivers/clk/samsung/clk-exynos5260.c | 1 - drivers/clk/samsung/clk-exynos5420.c | 17 +- drivers/clk/samsung/clk-exynos5433.c | 12 +- drivers/clk/samsung/clk-exynos850.c | 440 +++++++++++++- drivers/clk/samsung/clk-pll.c | 2 +- drivers/clk/samsung/clk-s3c64xx.c | 1 - drivers/clk/samsung/clk-s5pv210.c | 1 - drivers/clk/samsung/clk.h | 9 +- include/dt-bindings/clock/exynos850.h | 54 ++ 17 files changed, 1042 insertions(+), 245 deletions(-)
Comments
On 16/02/2024 23:32, Sam Protsenko wrote: > The series implements CPU clock support for Exynos850, adds CPU CMUs to > the clock driver and enables those in dts. This is the first step > towards cpufreq implementation. > > The breakup by patch: > > * Patch 01: Add bindings > * Patches 02..12: Prepare clk-cpu.c for Exynos850 support > * Patch 13: Add Exynos850 support > * Patch 14: Init PLLs to be in manual mode > * Patch 15: Add CPU CMUs in Exynos850 clock driver > * Patch 16: Add CPU CMUs and clocks in Exynos850 dtsi This crossed the threshold for a patch bomb, which is in general fine for me, but then please put v2 changelog in each patch's changelog. If the patch did not change, annotate it as well. It's not possible to keep jumping between cover letter and individual patches. Best regards, Krzysztof
On Tue, Feb 20, 2024 at 5:07 AM Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> wrote: > > On 16/02/2024 23:32, Sam Protsenko wrote: > > The series implements CPU clock support for Exynos850, adds CPU CMUs to > > the clock driver and enables those in dts. This is the first step > > towards cpufreq implementation. > > > > The breakup by patch: > > > > * Patch 01: Add bindings > > * Patches 02..12: Prepare clk-cpu.c for Exynos850 support > > * Patch 13: Add Exynos850 support > > * Patch 14: Init PLLs to be in manual mode > > * Patch 15: Add CPU CMUs in Exynos850 clock driver > > * Patch 16: Add CPU CMUs and clocks in Exynos850 dtsi > > This crossed the threshold for a patch bomb, which is in general fine > for me, but then please put v2 changelog in each patch's changelog. If > the patch did not change, annotate it as well. It's not possible to keep > jumping between cover letter and individual patches. > The above list is not a change log, I just tried to show that patches 02..12 are cleanups. I'll reword this in v2 to make it less confusing. And as usual I'll keep the changelog for each patch separately. Thanks for the review! > Best regards, > Krzysztof >
On 22/02/2024 00:07, Sam Protsenko wrote: > On Tue, Feb 20, 2024 at 5:07 AM Krzysztof Kozlowski > <krzysztof.kozlowski@linaro.org> wrote: >> >> On 16/02/2024 23:32, Sam Protsenko wrote: >>> The series implements CPU clock support for Exynos850, adds CPU CMUs to >>> the clock driver and enables those in dts. This is the first step >>> towards cpufreq implementation. >>> >>> The breakup by patch: >>> >>> * Patch 01: Add bindings >>> * Patches 02..12: Prepare clk-cpu.c for Exynos850 support >>> * Patch 13: Add Exynos850 support >>> * Patch 14: Init PLLs to be in manual mode >>> * Patch 15: Add CPU CMUs in Exynos850 clock driver >>> * Patch 16: Add CPU CMUs and clocks in Exynos850 dtsi >> >> This crossed the threshold for a patch bomb, which is in general fine >> for me, but then please put v2 changelog in each patch's changelog. If >> the patch did not change, annotate it as well. It's not possible to keep >> jumping between cover letter and individual patches. >> > > The above list is not a change log, I just tried to show that patches > 02..12 are cleanups. I'll reword this in v2 to make it less confusing. > And as usual I'll keep the changelog for each patch separately. Thanks > for the review! I know. I just wanted to clarify my expectations for v2. Best regards, Krzysztof