From patchwork Fri Feb 16 00:57:47 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Krishna Kurapati X-Patchwork-Id: 20466 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:7300:c619:b0:108:e6aa:91d0 with SMTP id hn25csp221010dyb; Thu, 15 Feb 2024 17:00:36 -0800 (PST) X-Forwarded-Encrypted: i=3; AJvYcCUEgnJWRi0RBBAY8+ml7cym/8Ezo233LHVUlymhtBRalmxHf0dHuJ0zhk0GN5V+pvQ1nQdF3xWGxqVtsUaopLOIUU7TiQ== X-Google-Smtp-Source: AGHT+IH+wqUfR0XkWnVuejwH/WViEzYl3YMy69XOS4dhU9O9IFVXZ4FlU2qxwBhZqIchwrCjLW+O X-Received: by 2002:a17:902:f54e:b0:1db:8c27:c246 with SMTP id h14-20020a170902f54e00b001db8c27c246mr3228243plf.30.1708045236053; Thu, 15 Feb 2024 17:00:36 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1708045236; cv=pass; d=google.com; s=arc-20160816; b=bm8G5aGA7Blpv7oRSx+TkcGoH1b5LOEc1l7FWWgFvs5hswZOEQhUY8pJPzaadXJ5Jk MU67m/5sY894uBII/9epYul4K3QtqiSzjhOqqDigrwD9aEOLgaWgC+nY2105Y8kRDshY 54yhEeVSH+1c49JRclNuvjcOQqobLF0xw375NCCN1ydzhuprXJ1oB5irKPHnpGikpTxS jIRRm7dTPmMZ0yRSlgtIcjgJwj6EaiQ8fibAbV7J1UsuSfPt7bd12fW5hA3PagEGgq0L SJqe/AdvFZukkcrehNDjrII2UtHafOQ7nEPA38iPdHDhGO5FXnqga87PaaDs7RqysAo1 AuXA== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:message-id:date:subject:cc:to :from:dkim-signature; bh=0PXfcu0+7JrexfJUNRs8Q2mQzQnFYNt2tbpDFTdFk60=; fh=wj4fpoitfUuT9lnmxYpjWQofo4DRhMPmJ4OckgOzWCU=; b=evExTsS4KXaGiBEFFGeXz8IpaRGfQe4PVGECzXi25a3RBehm4qBKjCZxHE6DGC8EZ9 uAS5QXxfzE8buVryA+aFEEnacKiCki2Xc3frI9CdJl3P/fLivpIIjwTao3yq7Iou+3vp d+1J+vo5su+6ofvyomaeIk0MweEXJpKY2ihfHcCziAKBxmBqRUIamul3imEs1zT7+dZp wBJ2TK7MeFqefuKT3BR5903cy80xw7rtRCsOkn+RFlrMhvUX74oGgPhUQTfFYGetj/gJ IaMizw81z6GQTbatF+3Yn4Cf1ccECB4gJYlb/qauTaOsj/TgqQ83oTlhMEX3da+XYrB/ qjSw==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=I7G0AR+9; arc=pass (i=1 spf=pass spfdomain=quicinc.com dkim=pass dkdomain=quicinc.com dmarc=pass fromdomain=quicinc.com); spf=pass (google.com: domain of linux-kernel+bounces-67917-ouuuleilei=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) smtp.mailfrom="linux-kernel+bounces-67917-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: from sv.mirrors.kernel.org (sv.mirrors.kernel.org. [139.178.88.99]) by mx.google.com with ESMTPS id bi6-20020a170902bf0600b001db3084be19si1991163plb.196.2024.02.15.17.00.35 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 15 Feb 2024 17:00:36 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-67917-ouuuleilei=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) client-ip=139.178.88.99; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=I7G0AR+9; arc=pass (i=1 spf=pass spfdomain=quicinc.com dkim=pass dkdomain=quicinc.com dmarc=pass fromdomain=quicinc.com); spf=pass (google.com: domain of linux-kernel+bounces-67917-ouuuleilei=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) smtp.mailfrom="linux-kernel+bounces-67917-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by sv.mirrors.kernel.org (Postfix) with ESMTPS id A61F5284532 for ; Fri, 16 Feb 2024 00:59:55 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id CCC15101E6; Fri, 16 Feb 2024 00:58:24 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="I7G0AR+9" Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1DE5E2C95; Fri, 16 Feb 2024 00:58:18 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1708045101; cv=none; b=Bms/Z/H2afpAC8A50aMsdVdHbWZ6Lzbl0jj6P7t6GRPObhUdyLL92l3E8bmahNhVmtUM0OdDxhXUtq3mn9fucDnvdCly68lJnlNCxylCPgFwKMrCyZqjgHKjGaYtiZLCXj7amyNZFQ6l/48uVPkXzr59mGJPrwTk1qhCM8jSs9M= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1708045101; c=relaxed/simple; bh=FxXRuEJVnwfe1M67lQIKU474d++lBbjff+edDZa++b8=; h=From:To:CC:Subject:Date:Message-ID:MIME-Version:Content-Type; b=n8iY5EVWiEvd3Y/O0VLPn1DvN/f+a9zSfS4X0V/cUkxojlZ5NifzuQYRpKoT1w9mmMpj4HTg9GFRKKz5/RZOvz4HXLc+X3UMKmDT84DXlITi1toa1hMqE4FYMpcIdBVQhSqj5slGmJQ3VHrWxaWiuXrSYpsPoQZ4zqEq3YeshDI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=I7G0AR+9; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Received: from pps.filterd (m0279864.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.17.1.24/8.17.1.24) with ESMTP id 41G0ROGS017488; Fri, 16 Feb 2024 00:58:12 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding:content-type; s=qcppdkim1; bh=0PXfcu0 +7JrexfJUNRs8Q2mQzQnFYNt2tbpDFTdFk60=; b=I7G0AR+9FT9q2AEuaGRDQhP vKD1B+cOJBmfj+AWdTMI0kIo0nn3PL899yyr0pLq7QtMzrf+Gi6tIINlfFmT/zut jmrOLdIjkQdr44cC4JrfBHjq5LvlNBxT/ul0Pp5aA9SoW1xVI/DISW2Bsjioo3wF V4MMMZgpTVtCiommtpLR1ussInSOdciWBhIxiyMlLwelk9A3ps0WmSksm1oa/SzT 8no99PZCHrh+FPwScOfs8fkwybuMQRcDSA14F6itD4O2BdGMZFC49VlHWxcd/wRX EOVa+wzis3OUVboZ6f9UlYG0JB2sE+5aN8oZSafHPrWmIi+47U5OkoQGRO7BXWw= = Received: from nalasppmta05.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3w9e4h2eg0-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 16 Feb 2024 00:58:12 +0000 (GMT) Received: from nalasex01a.na.qualcomm.com (nalasex01a.na.qualcomm.com [10.47.209.196]) by NALASPPMTA05.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id 41G0wBQF028585 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 16 Feb 2024 00:58:11 GMT Received: from hu-kriskura-hyd.qualcomm.com (10.80.80.8) by nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1118.40; Thu, 15 Feb 2024 16:58:06 -0800 From: Krishna Kurapati To: Krzysztof Kozlowski , Rob Herring , Bjorn Andersson , Wesley Cheng , Konrad Dybcio , "Greg Kroah-Hartman" , Conor Dooley , Thinh Nguyen , Felipe Balbi , Johan Hovold CC: , , , , , , Krishna Kurapati Subject: [PATCH v15 0/9] Add multiport support for DWC3 controllers Date: Fri, 16 Feb 2024 06:27:47 +0530 Message-ID: <20240216005756.762712-1-quic_kriskura@quicinc.com> X-Mailer: git-send-email 2.34.1 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nalasex01a.na.qualcomm.com (10.47.209.196) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: 7_unGcn33ogtx1O_iPDL0Ha82KEYZu7n X-Proofpoint-ORIG-GUID: 7_unGcn33ogtx1O_iPDL0Ha82KEYZu7n X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.272,Aquarius:18.0.1011,Hydra:6.0.619,FMLib:17.11.176.26 definitions=2024-02-15_24,2024-02-14_01,2023-05-22_02 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1015 spamscore=0 impostorscore=0 adultscore=0 mlxscore=0 phishscore=0 malwarescore=0 priorityscore=1501 suspectscore=0 bulkscore=0 mlxlogscore=906 lowpriorityscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2401310000 definitions=main-2402160006 X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1791015241274626496 X-GMAIL-MSGID: 1791015241274626496 Currently the DWC3 driver supports only single port controller which requires at most two PHYs ie HS and SS PHYs. There are SoCs that has DWC3 controller with multiple ports that can operate in host mode. Some of the port supports both SS+HS and other port supports only HS mode. This change primarily refactors the Phy logic in core driver to allow multiport support with Generic Phy's. Changes have been tested on QCOM SoC SA8295P which has 4 ports (2 are HS+SS capable and 2 are HS only capable). Changes in v15: Added minItems property in qcom,dwc3 bindings as suggested by Rob. Retained all RB's/ACK's got in v14. Changes in v14: Moved wrapper binding update to 5th patch in the series as it deals with only wakeup and not enumeration. The first part of the series deals with enumeration and the next part deals with wakeup. Updated commit text for wrapper driver patches. Added error checks in get_port_index and setup_irq call which were missing in v13. Added SOB and CDB tags appropriately for the patches. Rebased code on top of latest usb next. DT changes have been removed and will be sent as a seperate series. Changes in v13: This series is a subset of patches in v11 as the first 3 patches in v11 have been mereged into usb-next. Moved dr_mode property from platform specific files to common sc8280xp DT. Fixed function call wrapping, added comments and replaced #defines with enum in dwc3-qcom for identifying IRQ index appropriately. Fixed nitpicks pointed out in v11 for suspend-resume handling. Added reported-by tag for phy refactoring patch as a compile error was found by kernel test bot [1]. Removed reviewed-by tag of maintainer for phy refactoring patch as a minor change of increasing phy-names array size by 2-bytes was done to fix compilation issue mentioned in [1]. Changes in v12: Pushed as a subset of acked but no-yet-merged patches of v11 with intent of making rebase of other patches easy. Active reviewers from community suggested that it would be better to push the whole series in one go as it would give good clarity and context for all the patches in the series. So pushed v13 for the same addressing comments received in v11. Changes in v11: Implemented port_count calculation by reading interrupt-names from DT. Refactored IRQ handling in dwc3-qcom. Moving of macros to xhci-ext-caps.h made as a separate patch. Names of interrupts to be displayed on /proc/interrupts set to the ones present in DT. Changes in v10: Refactored phy init/exit/power-on/off functions in dwc3 core Refactored dwc3-qcom irq registration and handling Implemented wakeup for multiport irq's Moved few macros from xhci.h to xhci-ext-caps.h Fixed nits pointed out in v9 Fixed Co-developed by and SOB tags in patches 5 and 11 Changes in v9: Added IRQ support for DP/DM/SS MP Irq's of SC8280 Refactored code to read port count by accessing xhci registers Changes in v8: Reorganised code in patch-5 Fixed nitpicks in code according to comments received on v7 Fixed indentation in DT patches Added drive strength for pinctrl nodes in SA8295 DT Changes in v7: Added power event irq's for Multiport controller. Udpated commit text for patch-9 (adding DT changes for enabling first port of multiport controller on sa8540-ride). Fixed check-patch warnings for driver code. Fixed DT binding errors for changes in snps,dwc3.yaml Reabsed code on top of usb-next Changes in v6: Updated comments in code after. Updated variables names appropriately as per review comments. Updated commit text in patch-2 and added additional info as per review comments. The patch header in v5 doesn't have "PATHCH v5" notation present. Corrected it in this version. Changes in v5: Added DT support for first port of Teritiary USB controller on SA8540-Ride Added support for reading port info from XHCI Extended Params registers. Changes in RFC v4: Added DT support for SA8295p. Changes in RFC v3: Incase any PHY init fails, then clear/exit the PHYs that are already initialized. Changes in RFC v2: Changed dwc3_count_phys to return the number of PHY Phandles in the node. This will be used now in dwc3_extract_num_phys to increment num_usb2_phy and num_usb3_phy. Added new parameter "ss_idx" in dwc3_core_get_phy_ny_node and changed its structure such that the first half is for HS-PHY and second half is for SS-PHY. In dwc3_core_get_phy, for multiport controller, only if SS-PHY phandle is present, pass proper SS_IDX else pass -1. Tested enumeration and wakeup on all ports: / # lsusb Bus 001 Device 001: ID 1d6b:0002 Bus 001 Device 018: ID 0781:5567 Bus 001 Device 020: ID 03f0:134a Bus 002 Device 002: ID 18d1:4ee1 Bus 002 Device 001: ID 1d6b:0003 / # / # dmesg | grep ports [ 0.224450] hub 1-0:1.0: 4 ports detected [ 0.230479] hub 2-0:1.0: 2 ports detecte/ # / # / # cat /proc/interrupts |grep phy 158: 1 0 0 0 0 0 0 0 PDC 127 Edge dp_hs_phy_1 159: 2 0 0 0 0 0 0 0 PDC 126 Edge dm_hs_phy_1 160: 6 0 0 0 0 0 0 0 PDC 129 Edge dp_hs_phy_2 161: 3 0 0 0 0 0 0 0 PDC 128 Edge dm_hs_phy_2 162: 1 0 0 0 0 0 0 0 PDC 131 Edge dp_hs_phy_3 163: 2 0 0 0 0 0 0 0 PDC 130 Edge dm_hs_phy_3 164: 2 0 0 0 0 0 0 0 PDC 133 Edge dp_hs_phy_4 165: 3 0 0 0 0 0 0 0 PDC 132 Edge dm_hs_phy_4 166: 0 0 0 0 0 0 0 0 PDC 16 Level ss_phy_1 167: 0 0 0 0 0 0 0 0 PDC 17 Level ss_phy_2 Links to previous versions: Link to v14: https://lore.kernel.org/all/20240206051825.1038685-1-quic_kriskura@quicinc.com/ Link to v13: https://lore.kernel.org/all/20231007154806.605-1-quic_kriskura@quicinc.com/ Link to v12: https://lore.kernel.org/all/20231004165922.25642-1-quic_kriskura@quicinc.com/ Link to v11: https://lore.kernel.org/all/20230828133033.11988-1-quic_kriskura@quicinc.com/ Link to v10: https://lore.kernel.org/all/20230727223307.8096-1-quic_kriskura@quicinc.com/ Link to v9: https://lore.kernel.org/all/20230621043628.21485-1-quic_kriskura@quicinc.com/ Link to v8: https://lore.kernel.org/all/20230514054917.21318-1-quic_kriskura@quicinc.com/ Link to v7: https://lore.kernel.org/all/20230501143445.3851-1-quic_kriskura@quicinc.com/ Link to v6: https://lore.kernel.org/all/20230405125759.4201-1-quic_kriskura@quicinc.com/ Link to v5: https://lore.kernel.org/all/20230310163420.7582-1-quic_kriskura@quicinc.com/ Link to RFC v4: https://lore.kernel.org/all/20230115114146.12628-1-quic_kriskura@quicinc.com/ Link to RFC v3: https://lore.kernel.org/all/1654709787-23686-1-git-send-email-quic_harshq@quicinc.com/#r Link to RFC v2: https://lore.kernel.org/all/1653560029-6937-1-git-send-email-quic_harshq@quicinc.com/#r Harsh Agarwal (1): usb: dwc3: core: Refactor PHY logic to support Multiport Controller Krishna Kurapati (8): dt-bindings: usb: Add bindings for multiport properties on DWC3 controller usb: dwc3: core: Access XHCI address space temporarily to read port info usb: dwc3: core: Skip setting event buffers for host only controllers dt-bindings: usb: qcom,dwc3: Add bindings for SC8280 Multiport usb: dwc3: qcom: Add helper function to request wakeup interrupts usb: dwc3: qcom: Refactor IRQ handling in glue driver usb: dwc3: qcom: Enable wakeup for applicable ports of multiport usb: dwc3: qcom: Add multiport suspend/resume support for wrapper .../devicetree/bindings/usb/qcom,dwc3.yaml | 34 ++ .../devicetree/bindings/usb/snps,dwc3.yaml | 13 +- drivers/usb/dwc3/core.c | 326 +++++++++++++---- drivers/usb/dwc3/core.h | 19 +- drivers/usb/dwc3/drd.c | 15 +- drivers/usb/dwc3/dwc3-qcom.c | 329 ++++++++++++------ 6 files changed, 535 insertions(+), 201 deletions(-)