| Message ID | 20240206120322.88907-1-mihai.sain@microchip.com |
|---|---|
| Headers |
Return-Path: <linux-kernel+bounces-54847-ouuuleilei=gmail.com@vger.kernel.org>
Delivered-To: ouuuleilei@gmail.com
Received: by 2002:a05:7301:168b:b0:106:860b:bbdd with SMTP id
ma11csp1490324dyb;
Tue, 6 Feb 2024 04:07:50 -0800 (PST)
X-Google-Smtp-Source:
AGHT+IGYCejOUL1mo+X1zTpIbE4Z/WUnj37Hk5khinLDtLNgcZ/pNTVngOIFrsynDC2fEG5R5M0k
X-Received: by 2002:a05:620a:4714:b0:785:8da7:5e6f with SMTP id
bs20-20020a05620a471400b007858da75e6fmr3033371qkb.0.1707221269891;
Tue, 06 Feb 2024 04:07:49 -0800 (PST)
ARC-Seal: i=2; a=rsa-sha256; t=1707221269; cv=pass;
d=google.com; s=arc-20160816;
b=Uu1Oi26v7zqvjx0SjiNi/kY56Ab7+9Ssqoa6JC+IX8BHTksss1khrFi/aQjU001a89
2F272lmE588x03yMky1d08bYAhr9NQgrVJ/fWsRtXECPZJN715NmtmhHaB0e8x7GQ/Uj
iMTaWNrMWT/ONysrbJh4fvcUXYwtL2fWiOSapZvzygZJzAc48DOGRI144z+yuWcflIca
5WO1T1V16ANMtzXG5y77ILMPTVDwvCYRjqL897bZzox4vFuqj4oKj90XCfLdknNlKybd
kqqLnjmdPzKf+cGkeuLVnzYd7K3NygxDpc6J91P8ZW13m2x9W9hszbKGpKmKrn2xB8sV
7qVg==
ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com;
s=arc-20160816;
h=content-transfer-encoding:mime-version:list-unsubscribe
:list-subscribe:list-id:precedence:message-id:date:subject:cc:to
:from:dkim-signature;
bh=SBDge8rTF7oKqSEmCQ9W4lhVk2tVz2x0WPf9wbLwgfA=;
fh=PRGrskQEmp+ZXnlYXOe8C5lV7dJWxYJUeaHG7VvVy1I=;
b=ooi5ncGuhxNB8ckeINWNLSXtNQJt53iRLeSawLoRY3skCkszckNFRgnOwoDbuvZP++
8BqLBuHFOEN49QW3hWZby8on+XJGAFOUK/tVwD0sBfVFJ8JacJK5396+/6axp2JUOUv7
1u6RlBN55iMVfOWUgRfkSQXL7HsdraFuXaroERShpZg3Vn+eWnEraE2Wt2OuGBIO8cJm
+YqxYr+fG162Sl7BJ4ThoNvVGXuAgFgGk8/nrovTBLYNTSBCHKWOCsrPx20uP5HlakIG
FMy/LsL4WN53X/rlPEu/X2i9DLhSs3qAhMZoKWnSjIYGDDm4UkDBU6wDNP8DiWt1QEB/
Ue2w==;
dara=google.com
ARC-Authentication-Results: i=2; mx.google.com;
dkim=pass header.i=@microchip.com header.s=mchp header.b=BNbzBAtW;
arc=pass (i=1 spf=pass spfdomain=microchip.com dkim=pass
dkdomain=microchip.com dmarc=pass fromdomain=microchip.com);
spf=pass (google.com: domain of
linux-kernel+bounces-54847-ouuuleilei=gmail.com@vger.kernel.org designates
2604:1380:45d1:ec00::1 as permitted sender)
smtp.mailfrom="linux-kernel+bounces-54847-ouuuleilei=gmail.com@vger.kernel.org";
dmarc=pass (p=QUARANTINE sp=REJECT dis=NONE) header.from=microchip.com
X-Forwarded-Encrypted: i=1;
AJvYcCVDvifjChz00IN0qajsbJkC/AgYuWA5P/oxd5G04yKNT4P+LYZXYXMr5guLa/+ICOfxqI7c1E2zoXiciaJAKiwamJCeTg==
Received: from ny.mirrors.kernel.org (ny.mirrors.kernel.org.
[2604:1380:45d1:ec00::1])
by mx.google.com with ESMTPS id
g27-20020a05620a109b00b007858c70dc01si1491162qkk.113.2024.02.06.04.07.49
for <ouuuleilei@gmail.com>
(version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
Tue, 06 Feb 2024 04:07:49 -0800 (PST)
Received-SPF: pass (google.com: domain of
linux-kernel+bounces-54847-ouuuleilei=gmail.com@vger.kernel.org designates
2604:1380:45d1:ec00::1 as permitted sender) client-ip=2604:1380:45d1:ec00::1;
Authentication-Results: mx.google.com;
dkim=pass header.i=@microchip.com header.s=mchp header.b=BNbzBAtW;
arc=pass (i=1 spf=pass spfdomain=microchip.com dkim=pass
dkdomain=microchip.com dmarc=pass fromdomain=microchip.com);
spf=pass (google.com: domain of
linux-kernel+bounces-54847-ouuuleilei=gmail.com@vger.kernel.org designates
2604:1380:45d1:ec00::1 as permitted sender)
smtp.mailfrom="linux-kernel+bounces-54847-ouuuleilei=gmail.com@vger.kernel.org";
dmarc=pass (p=QUARANTINE sp=REJECT dis=NONE) header.from=microchip.com
Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org
[52.25.139.140])
(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
(No client certificate requested)
by ny.mirrors.kernel.org (Postfix) with ESMTPS id AD0AC1C2131F
for <ouuuleilei@gmail.com>; Tue, 6 Feb 2024 12:07:49 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
by smtp.subspace.kernel.org (Postfix) with ESMTP id AF0D5131E29;
Tue, 6 Feb 2024 12:03:44 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com
header.b="BNbzBAtW"
Received: from esa.microchip.iphmx.com (esa.microchip.iphmx.com
[68.232.154.123])
(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
(No client certificate requested)
by smtp.subspace.kernel.org (Postfix) with ESMTPS id 29FC7131724;
Tue, 6 Feb 2024 12:03:39 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
arc=none smtp.client-ip=68.232.154.123
ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
t=1707221021; cv=none;
b=pRckQUocDxGrW0wSkAsznHfSR4TUKVjtEvHYm4qAlnkShSNp//8oVZxfv0GHiCLHMiVdnkTQlQHSBnVVBAHui32bdQJilpJv6A83PFxrlr2zvgEyOf82e62rFwxtZxNTqan5yXrh/VZl1Cs4oBz2f6vfIx8r5wFJom7qjKCYTsA=
ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org;
s=arc-20240116; t=1707221021; c=relaxed/simple;
bh=9zvRD5YBoXZNvbT8j3wz0CT4k5SQ3aFUhwCi16/u9Jo=;
h=From:To:CC:Subject:Date:Message-ID:MIME-Version:Content-Type;
b=gftcp+WHNO8au1xlLSeCLZ2e8+WRDmiViJZ+H3vOdcByFjqezwZ9dBUIO+TepSQy9DBkTaxIC8KcrA+bKyjXwUoHSO47EIQzmUw8z0Xpt5b4FKhBQ+cs033HVNgbH3dPDZeUhabJTEqAz/V4nZFS6OwypIzVFni1lEo5OpIMy+s=
ARC-Authentication-Results: i=1; smtp.subspace.kernel.org;
dmarc=pass (p=quarantine dis=none) header.from=microchip.com;
spf=pass smtp.mailfrom=microchip.com;
dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com
header.b=BNbzBAtW; arc=none smtp.client-ip=68.232.154.123
Authentication-Results: smtp.subspace.kernel.org;
dmarc=pass (p=quarantine dis=none) header.from=microchip.com
Authentication-Results: smtp.subspace.kernel.org;
spf=pass smtp.mailfrom=microchip.com
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple;
d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp;
t=1707221020; x=1738757020;
h=from:to:cc:subject:date:message-id:mime-version:
content-transfer-encoding;
bh=9zvRD5YBoXZNvbT8j3wz0CT4k5SQ3aFUhwCi16/u9Jo=;
b=BNbzBAtWAyKQx3m3PNp1ugRxdkPc8yujua+lyVXUn0JNwn5Rxurw/gyL
y0diGzTfUTYr2TN7qIg3nV4MgM6zwpew/NfwsTcL/Y36M7Lq1dK16w5GJ
PsQv5+qEFQet/pvU6iRO1dxCmG9Jpq/Y/Z1W09KyspIkoYfpWqW87gUkr
YZMwu19/pRNYE1omjr7lRs+1/B6KTG+jMzWZf8+a5RaCxF3vs0xKBudGj
Pfg6SCLRlDt7M+xLb8er1HZbUalB5NQx1y5tuaTC5Pumh3oj6aKuQrhLP
7PoTgYhp/efcc848XZ8fQoeOATtQV0v5VPYZdHRJOJk8zss6RdkwfkKKB
w==;
X-CSE-ConnectionGUID: yTxsI0ESSbahg8PzMhJ7Cg==
X-CSE-MsgGUID: aPB2pkhHS0eSAZPWNdbBXA==
X-IronPort-AV: E=Sophos;i="6.05,247,1701154800";
d="scan'208";a="183097590"
X-Amp-Result: SKIPPED(no attachment in message)
Received: from unknown (HELO email.microchip.com) ([170.129.1.10])
by esa6.microchip.iphmx.com with ESMTP/TLS/ECDHE-RSA-AES128-GCM-SHA256;
06 Feb 2024 05:03:32 -0700
Received: from chn-vm-ex02.mchp-main.com (10.10.85.144) by
chn-vm-ex03.mchp-main.com (10.10.85.151) with Microsoft SMTP Server
(version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id
15.1.2507.35; Tue, 6 Feb 2024 05:03:30 -0700
Received: from virtualbox.microchip.com (10.10.85.11) by
chn-vm-ex02.mchp-main.com (10.10.85.144) with Microsoft SMTP Server id
15.1.2507.35 via Frontend Transport; Tue, 6 Feb 2024 05:03:27 -0700
From: Mihai Sain <mihai.sain@microchip.com>
To: <claudiu.beznea@tuxon.dev>, <robh+dt@kernel.org>,
<krzysztof.kozlowski+dt@linaro.org>, <conor+dt@kernel.org>,
<nicolas.ferre@microchip.com>, <alexandre.belloni@bootlin.com>,
<devicetree@vger.kernel.org>, <linux-arm-kernel@lists.infradead.org>,
<linux-kernel@vger.kernel.org>
CC: Mihai Sain <mihai.sain@microchip.com>
Subject: [PATCH v3 0/8] Add power-supply properties for sdmmc nodes on
Microchip boards
Date: Tue, 6 Feb 2024 14:03:14 +0200
Message-ID: <20240206120322.88907-1-mihai.sain@microchip.com>
X-Mailer: git-send-email 2.43.0
Precedence: bulk
X-Mailing-List: linux-kernel@vger.kernel.org
List-Id: <linux-kernel.vger.kernel.org>
List-Subscribe: <mailto:linux-kernel+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-kernel+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
X-getmail-retrieved-from-mailbox: INBOX
X-GMAIL-THRID: 1790151250162453205
X-GMAIL-MSGID: 1790151250162453205
|
| Series |
Add power-supply properties for sdmmc nodes on Microchip boards
|
|
Message
Mihai Sain
Feb. 6, 2024, 12:03 p.m. UTC
This patch series adds power-supply properties for sdmmc nodes on Microchip boards. Changes in v3: -------------- * Update the commit description for each board in order to wrap the line at max 75 columns. Changes in v2: -------------- * Update the commit description for each board. * The goal is to keep the vqmmc at 3V3 in order to use the sd high-speed mode. Mihai Sain (8): ARM: dts: microchip: sam9x60_curiosity: Add power-supply properties for sdmmc nodes ARM: dts: microchip: sam9x60ek: Add power-supply properties for sdmmc nodes ARM: dts: microchip: sama5d27_som1_ek: Add power-supply properties for sdmmc nodes ARM: dts: microchip: sama5d27_wlsom1: Add power-supply property for sdmmc1 node ARM: dts: microchip: sama5d27_wlsom1_ek: Add power-supply property for sdmmc0 node ARM: dts: microchip: sama5d29_curiosity: Add power-supply properties for sdmmc nodes ARM: dts: microchip: sama5d2_icp: Add power-supply property for sdmmc0 node ARM: dts: microchip: sama5d2_xplained: Add power-supply property for sdmmc0 node