Message ID | 20240206100608.127702-1-vaishnav.a@ti.com |
---|---|
Headers |
Return-Path: <linux-kernel+bounces-54646-ouuuleilei=gmail.com@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:7301:168b:b0:106:860b:bbdd with SMTP id ma11csp1435462dyb; Tue, 6 Feb 2024 02:06:49 -0800 (PST) X-Google-Smtp-Source: AGHT+IGGwxHythVpJ24H5SNEvtqDeaBK+d9CfuZLjrHEHb2c1JKJgvVXuTn0v+25ZSmwPpHhZwHY X-Received: by 2002:a05:6a00:8cb:b0:6df:ee93:570 with SMTP id s11-20020a056a0008cb00b006dfee930570mr12425069pfu.6.1707214009143; Tue, 06 Feb 2024 02:06:49 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1707214009; cv=pass; d=google.com; s=arc-20160816; b=nWWg8ThaUZ3n79tJtpd1CnUgejbBA43hnMi90eYqjlom3xnH6TGW0Z3UdS2ci8+Gfy 9gREW/zlqvVpOtYwaLG9q6hkQ9c6jtf7VEVzDnpy1BtInRgegGBitjzoj5JDbU4rUMU+ jIlQsznkMBVrZxjGj5xzkPzaM1JohW99LjXStCMGIx9fBYYi218Sjp6xVj+NqMB3Bgsn 2N8ZLKHh9OzF7pXlgXW+gBVvAR+q/yG3BEyOccX/q023oVFzerjfrHh4v8NVoKjJ4oo+ d88gCftf24TU85LTSGG1jp86JJAsiI/QzH16oZ3QTw4uhMmcwvuv/SJNSRNa03F4SjLd Z/+A== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:message-id:date:subject:cc:to :from:dkim-signature; bh=3z/xz3eWl30A4xyT/WrxKYaFQKmxTgbKssfNK4YQz5A=; fh=Il5hF0TPgqQ7SRH1UzaittbE1Rjg+XA1i/6RAeDOrJc=; b=ZkZEmuK8QcR/w/yd20GoJX1N6+pnO5NC7yoVdnPHWqb+J2WSGKX4uYTHQLv+VzC4LP m5W6ylbc75KtQmZc3+t3QJwOSUKG0Q0GOh4PmZSUSWKLBvPEZGHo9WTbiN1uFb5CkJT1 rclE8g9N3/yQo1YxcQ9Ud6qpg56+EFr/gTTY8BrncSfF7pCy0l9vwnUxSgpYz/hML/UX MuKvsDPlpT9+xZ5OMRtD+Up46WX52gn38qlIMtUlpBKbl/DdEWAhJ3x7DA5NDOJNw0sn JMgj7C9JDQFH7l/cjCpOAp8uwYXgaUbJa687nIQGeB4hP9QW0MK43fk7DbO/fKKT1DXH nduw==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=sPhJpJCh; arc=pass (i=1 spf=pass spfdomain=ti.com dkim=pass dkdomain=ti.com dmarc=pass fromdomain=ti.com); spf=pass (google.com: domain of linux-kernel+bounces-54646-ouuuleilei=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) smtp.mailfrom="linux-kernel+bounces-54646-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com X-Forwarded-Encrypted: i=1; AJvYcCVkmEG61ggWQBK234SUycnVJZHMCC2gJO5ytpgC3roLjBk+HaJs1adML0yl36Y1j4YJLZx/1eEcZzL77m1FLa4zCqXh1A== Received: from sv.mirrors.kernel.org (sv.mirrors.kernel.org. [139.178.88.99]) by mx.google.com with ESMTPS id b2-20020a63d802000000b005c606792120si1453910pgh.107.2024.02.06.02.06.48 for <ouuuleilei@gmail.com> (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 06 Feb 2024 02:06:49 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-54646-ouuuleilei=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) client-ip=139.178.88.99; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=sPhJpJCh; arc=pass (i=1 spf=pass spfdomain=ti.com dkim=pass dkdomain=ti.com dmarc=pass fromdomain=ti.com); spf=pass (google.com: domain of linux-kernel+bounces-54646-ouuuleilei=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) smtp.mailfrom="linux-kernel+bounces-54646-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by sv.mirrors.kernel.org (Postfix) with ESMTPS id CD78C286C26 for <ouuuleilei@gmail.com>; Tue, 6 Feb 2024 10:06:48 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 0380512E1D9; Tue, 6 Feb 2024 10:06:26 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b="sPhJpJCh" Received: from lelv0143.ext.ti.com (lelv0143.ext.ti.com [198.47.23.248]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C10D712D145; Tue, 6 Feb 2024 10:06:21 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.47.23.248 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707213983; cv=none; b=umszr9qzV3rBV3ECF7r7ajPfAOIiwFhGgkUNnRhXJFNZ4iTi+rlo1kmboOoZqjosR0P7wqCZ92fdfPEQXB/TyxL24aQVwlAM+TEd2zkaZdFd4/DZ4aslx5qpMvm9Td/6efafUe43YLkeW3HZZ6Bbht8n5dBAQmg0WsyBNhgmSfQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707213983; c=relaxed/simple; bh=R/VXMJ4UGVEmzXscYw1FRdvzkcgzuWvny87easFjD00=; h=From:To:CC:Subject:Date:Message-ID:MIME-Version:Content-Type; b=hhMOfkyFwN8r2RrKDRUwtt5RarQoBvLrpRuG4/wT5KYSr8elW9A6QgrW/gGv3RjBhEnfqThKDHKxwMEeB5xT1UYPKPWhCN2GtKMB3zXtHRtxSMRTpkGw6nVR+v21WAh+czBZGgAc+A/h3DZYvDzg/8bFt1UBw4X05PsLGPcRDX4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com; spf=pass smtp.mailfrom=ti.com; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b=sPhJpJCh; arc=none smtp.client-ip=198.47.23.248 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ti.com Received: from lelv0265.itg.ti.com ([10.180.67.224]) by lelv0143.ext.ti.com (8.15.2/8.15.2) with ESMTP id 416A6DDs106834; Tue, 6 Feb 2024 04:06:13 -0600 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1707213973; bh=3z/xz3eWl30A4xyT/WrxKYaFQKmxTgbKssfNK4YQz5A=; h=From:To:CC:Subject:Date; b=sPhJpJChou64LmVuyUTPUD/OPneyp6D0QxTeS6wQObohNBXSNEFAj9SsbOrCibQT3 ImDwD7gdgFQGo/9AVFm3vSJOcwA4mKd+UNIJNd9DVGOwwxkQh4jV5sDZRy4fYMm4B7 8zT7NDjbqLYY8BcdCCA3eCfz2ABijlC9kPpNwMxM= Received: from DLEE108.ent.ti.com (dlee108.ent.ti.com [157.170.170.38]) by lelv0265.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 416A6Dud014037 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Tue, 6 Feb 2024 04:06:13 -0600 Received: from DLEE109.ent.ti.com (157.170.170.41) by DLEE108.ent.ti.com (157.170.170.38) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Tue, 6 Feb 2024 04:06:13 -0600 Received: from lelvsmtp6.itg.ti.com (10.180.75.249) by DLEE109.ent.ti.com (157.170.170.41) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via Frontend Transport; Tue, 6 Feb 2024 04:06:12 -0600 Received: from uda0490681.. ([10.24.69.142]) by lelvsmtp6.itg.ti.com (8.15.2/8.15.2) with ESMTP id 416A68qs054893; Tue, 6 Feb 2024 04:06:09 -0600 From: Vaishnav Achath <vaishnav.a@ti.com> To: <nm@ti.com>, <vigneshr@ti.com>, <conor+dt@kernel.org>, <krzysztof.kozlowski+dt@linaro.org>, <kristo@kernel.org>, <robh+dt@kernel.org> CC: <devicetree@vger.kernel.org>, <linux-arm-kernel@lists.infradead.org>, <linux-kernel@vger.kernel.org>, <u-kumar1@ti.com>, <vaishnav.a@ti.com>, <j-choudhary@ti.com> Subject: [PATCH v2 0/3] arm64: dts: ti: Introduce J722S SoC and EVM Date: Tue, 6 Feb 2024 15:36:05 +0530 Message-ID: <20240206100608.127702-1-vaishnav.a@ti.com> X-Mailer: git-send-email 2.34.1 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: <linux-kernel.vger.kernel.org> List-Subscribe: <mailto:linux-kernel+subscribe@vger.kernel.org> List-Unsubscribe: <mailto:linux-kernel+unsubscribe@vger.kernel.org> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1790143636702468711 X-GMAIL-MSGID: 1790143636702468711 |
Series |
arm64: dts: ti: Introduce J722S SoC and EVM
|
|
Message
Vaishnav Achath
Feb. 6, 2024, 10:06 a.m. UTC
This series adds basic support for J722S family of SoCs. Also add J722S EVM support with basic peripheral like MMC and UART. TRM: https://www.ti.com/lit/zip/sprujb3 EVM Schematics: https://www.ti.com/lit/zip/sprr495 Bootlog (6.8.0-rc3-next-20240206): https://gist.github.com/vaishnavachath/23d859925277df9ccd628190e7c23371 Changelog: V1->V2: * Address feedback from Nishanth to reuse from AM62P5 dtsi. * Remove bootph-all from root nodes. * Change License to GPL-2.0-only OR MIT as followed for other K3 files. Vaishnav Achath (3): dt-bindings: arm: ti: Add bindings for J722S SoCs arm64: dts: ti: Introduce J722S family of SoCs arm64: dts: ti: Add support for TI J722S Evaluation Module .../devicetree/bindings/arm/ti/k3.yaml | 6 + arch/arm64/boot/dts/ti/Makefile | 3 + arch/arm64/boot/dts/ti/k3-j722s-evm.dts | 251 ++++++++++++++++++ arch/arm64/boot/dts/ti/k3-j722s.dtsi | 89 +++++++ arch/arm64/boot/dts/ti/k3-pinctrl.h | 3 + 5 files changed, 352 insertions(+) create mode 100644 arch/arm64/boot/dts/ti/k3-j722s-evm.dts create mode 100644 arch/arm64/boot/dts/ti/k3-j722s.dtsi
Comments
Hi all, On 06/02/24 15:36, Vaishnav Achath wrote: > This series adds basic support for J722S family of SoCs. Also add > J722S EVM support with basic peripheral like MMC and UART. > > TRM: https://www.ti.com/lit/zip/sprujb3 > EVM Schematics: https://www.ti.com/lit/zip/sprr495 > > Bootlog (6.8.0-rc3-next-20240206): > https://gist.github.com/vaishnavachath/23d859925277df9ccd628190e7c23371 > I missed to add link to V1 here, this a V2 of the below series with the feedback addressed: https://lore.kernel.org/all/20231213124930.3012-1-vaishnav.a@ti.com/ Thanks and Regards, Vaishnav > Changelog: > V1->V2: > * Address feedback from Nishanth to reuse from AM62P5 dtsi. > * Remove bootph-all from root nodes. > * Change License to GPL-2.0-only OR MIT as followed for other > K3 files. > > Vaishnav Achath (3): > dt-bindings: arm: ti: Add bindings for J722S SoCs > arm64: dts: ti: Introduce J722S family of SoCs > arm64: dts: ti: Add support for TI J722S Evaluation Module > > .../devicetree/bindings/arm/ti/k3.yaml | 6 + > arch/arm64/boot/dts/ti/Makefile | 3 + > arch/arm64/boot/dts/ti/k3-j722s-evm.dts | 251 ++++++++++++++++++ > arch/arm64/boot/dts/ti/k3-j722s.dtsi | 89 +++++++ > arch/arm64/boot/dts/ti/k3-pinctrl.h | 3 + > 5 files changed, 352 insertions(+) > create mode 100644 arch/arm64/boot/dts/ti/k3-j722s-evm.dts > create mode 100644 arch/arm64/boot/dts/ti/k3-j722s.dtsi >
Hi Vaishnav, On 15:36-20240206, Vaishnav Achath wrote: > This series adds basic support for J722S family of SoCs. Also add > J722S EVM support with basic peripheral like MMC and UART. > > TRM: https://www.ti.com/lit/zip/sprujb3 > EVM Schematics: https://www.ti.com/lit/zip/sprr495 > > Bootlog (6.8.0-rc3-next-20240206): > https://gist.github.com/vaishnavachath/23d859925277df9ccd628190e7c23371 > > Changelog: > V1->V2: > * Address feedback from Nishanth to reuse from AM62P5 dtsi. > * Remove bootph-all from root nodes. > * Change License to GPL-2.0-only OR MIT as followed for other > K3 files. > > Vaishnav Achath (3): > dt-bindings: arm: ti: Add bindings for J722S SoCs > arm64: dts: ti: Introduce J722S family of SoCs > arm64: dts: ti: Add support for TI J722S Evaluation Module > For the series, Reviewed-by: Manorit Chawdhry <m-chawdhry@ti.com> Regards, Manorit > .../devicetree/bindings/arm/ti/k3.yaml | 6 + > arch/arm64/boot/dts/ti/Makefile | 3 + > arch/arm64/boot/dts/ti/k3-j722s-evm.dts | 251 ++++++++++++++++++ > arch/arm64/boot/dts/ti/k3-j722s.dtsi | 89 +++++++ > arch/arm64/boot/dts/ti/k3-pinctrl.h | 3 + > 5 files changed, 352 insertions(+) > create mode 100644 arch/arm64/boot/dts/ti/k3-j722s-evm.dts > create mode 100644 arch/arm64/boot/dts/ti/k3-j722s.dtsi > > -- > 2.34.1 >
Hi Vaishnav Achath, On Tue, 06 Feb 2024 15:36:05 +0530, Vaishnav Achath wrote: > This series adds basic support for J722S family of SoCs. Also add > J722S EVM support with basic peripheral like MMC and UART. > > TRM: https://www.ti.com/lit/zip/sprujb3 > EVM Schematics: https://www.ti.com/lit/zip/sprr495 > > Bootlog (6.8.0-rc3-next-20240206): > https://gist.github.com/vaishnavachath/23d859925277df9ccd628190e7c23371 > > [...] I have applied the following to branch ti-k3-dts-next on [1]. Thank you! [1/3] dt-bindings: arm: ti: Add bindings for J722S SoCs commit: de82585f62e08283572d385d0cd6b57893a99d1c [2/3] arm64: dts: ti: Introduce J722S family of SoCs commit: ea55b9335ad81e32f2833c71b2dcb591792e54dd [3/3] arm64: dts: ti: Add support for TI J722S Evaluation Module commit: 2f277dbe1a4ac40b1157ba3b2914d39f4040bbed All being well this means that it will be integrated into the linux-next tree (usually sometime in the next 24 hours) and sent up the chain during the next merge window (or sooner if it is a relevant bug fix), however if problems are discovered then the patch may be dropped or reverted. You may get further e-mails resulting from automated or manual testing and review of the tree, please engage with people reporting problems and send followup patches addressing any issues that are reported if needed. If any updates are required or you are submitting further changes they should be sent as incremental updates against current git, existing patches will not be replaced. Please add any relevant lists and maintainers to the CCs when replying to this mail. [1] https://git.kernel.org/pub/scm/linux/kernel/git/ti/linux.git -- Vignesh