Message ID | 20240129-x1e80100-clock-controllers-v3-0-d96dacfed104@linaro.org |
---|---|
Headers |
Return-Path: <linux-kernel+bounces-41993-ouuuleilei=gmail.com@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:7301:2087:b0:106:209c:c626 with SMTP id gs7csp255077dyb; Sun, 28 Jan 2024 14:53:23 -0800 (PST) X-Google-Smtp-Source: AGHT+IGJsbx7ExTYEZ3DhUQkqYrHyta4pFj35d+SMvadkR/IV0wCyX5s9eumO+Y2d+E1JMvOfP5y X-Received: by 2002:a2e:8e93:0:b0:2cf:422f:dae8 with SMTP id z19-20020a2e8e93000000b002cf422fdae8mr3820298ljk.13.1706482403490; Sun, 28 Jan 2024 14:53:23 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1706482403; cv=pass; d=google.com; s=arc-20160816; b=hMxT4dO9L+usKSn7xt62GXMp2PljYtWu9Di9OvQ4RRci4Gxh+UTVoQwcQViw1rZlmy gaBR63tFS4dFvUt8QotjUt2x8Bso9k0kRk+GvTIEhhZD17rKuip855vt80OHgQK2ACQs FRxPKoLyhYpOMKakDx2bpnNRHV4xy2nyvNbUjxjPtdXDIo86ZG8UL+3qc3jujvE0jrok Q6KNX5THXdQDRi9gu2PKmOJTnJxnvanyF6+go3otnqv0VK7TjJ8SrA6pSYIdPRrpl41G coR1d+uneXvGQDCxnUEN1YJgJoD98ORyhCQG9/XYUnk1EA5DpGQ3fSOOl4HKYn3QxD5c csWQ== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=cc:to:content-transfer-encoding:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:message-id:date:subject:from :dkim-signature; bh=3Xdj01DvAl1GY6okjPwa70iMiFgfvhRS5t9XnrYRvJk=; fh=VBMSJ6Yyrzbbaz9s2lhGVM1bVud+DfzpfjRGCRCiuqE=; b=ngkzzmxq+e6gWRKuzi+JwzsXPmuTS7f9UswQQviu4/JNmDNTYNGaw+a2oJ8I0OTaAE X24dlHEZrYnBNtzNF/gAUS+cGgOodhE0N47BRu+EowIGvmlBViWWtt1oCvMswObmGylx 8Ek+RBKSp1S5PspRqqlwe49x66igOd7a5DNstfPyNcSCFueE2wnoNoUMd5vap4SYAiyK ewnP8nO3xaXgebeecp3CO/nG5vtcVZcjBGP7tITzMnKnJIdmwe3xzPKJeMpo6dIFYM/T ivFFNZnO7EBCeomyZAGwLCK9kfnjyNOL+mXX/98+OB9Dfe4Ma2je/gyX4XZO0Z9cr0Mk pOog== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=tHNJURNQ; arc=pass (i=1 spf=pass spfdomain=linaro.org dkim=pass dkdomain=linaro.org dmarc=pass fromdomain=linaro.org); spf=pass (google.com: domain of linux-kernel+bounces-41993-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:4601:e00::3 as permitted sender) smtp.mailfrom="linux-kernel+bounces-41993-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from am.mirrors.kernel.org (am.mirrors.kernel.org. [2604:1380:4601:e00::3]) by mx.google.com with ESMTPS id fj22-20020a0564022b9600b00557766c0f78si3130362edb.77.2024.01.28.14.53.23 for <ouuuleilei@gmail.com> (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 28 Jan 2024 14:53:23 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-41993-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:4601:e00::3 as permitted sender) client-ip=2604:1380:4601:e00::3; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=tHNJURNQ; arc=pass (i=1 spf=pass spfdomain=linaro.org dkim=pass dkdomain=linaro.org dmarc=pass fromdomain=linaro.org); spf=pass (google.com: domain of linux-kernel+bounces-41993-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:4601:e00::3 as permitted sender) smtp.mailfrom="linux-kernel+bounces-41993-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by am.mirrors.kernel.org (Postfix) with ESMTPS id 0B73A1F21384 for <ouuuleilei@gmail.com>; Sun, 28 Jan 2024 22:53:23 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 0F11B481B9; Sun, 28 Jan 2024 22:52:46 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="tHNJURNQ" Received: from mail-ed1-f54.google.com (mail-ed1-f54.google.com [209.85.208.54]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5AEC63D543 for <linux-kernel@vger.kernel.org>; Sun, 28 Jan 2024 22:52:40 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.54 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1706482362; cv=none; b=tjrNfmiGZbNg1nwfyjZ2wDXnWbm0koW5BWe9dwJkLqHYDxIRYkAO3MaLIWhwQyUIOrPOWIHd3UiiUJlU54dX72xMvzZLVbVVjJTrlqEIo1FtO4J0+OgAdY+BxZr5+v4w9OXW0E5kFn2fQjnqWlto/S8PY/BCTfIDfP1n1CATfS0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1706482362; c=relaxed/simple; bh=dBqBWS5WgCa/Dtu3chgY3pohkThKoPla530xkjDVVtY=; h=From:Subject:Date:Message-Id:MIME-Version:Content-Type:To:Cc; b=BWwBgwLx6VGR6ILAl445xwkqVRgOH6zK9pYO/73G20KbDo5X8sJrfB3ATF5t1RAFU+9wMbbNTjlfYVifbCat/6lcLUMolfuNqbRwWJj1XWovP8Hbi4/O39JR/1IdUm5n8e5P5NTQIH1CmRjMT+RQyLbP/Yp2Kah7ceQTBJE8ens= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=tHNJURNQ; arc=none smtp.client-ip=209.85.208.54 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Received: by mail-ed1-f54.google.com with SMTP id 4fb4d7f45d1cf-55a45a453eeso3001193a12.0 for <linux-kernel@vger.kernel.org>; Sun, 28 Jan 2024 14:52:40 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1706482358; x=1707087158; darn=vger.kernel.org; h=cc:to:content-transfer-encoding:mime-version:message-id:date :subject:from:from:to:cc:subject:date:message-id:reply-to; bh=3Xdj01DvAl1GY6okjPwa70iMiFgfvhRS5t9XnrYRvJk=; b=tHNJURNQ734wWQ3GwN3zsUhMDjEpuebzCyG/4C9dl9TdrCGG5nr/joaXWIyF84UcGm 0o+74Jr2GJqwOlgHRHlrH42t4ZcgbUfS7yuDk36wUO1FqRWZwcp32zpv0781zdR3Albx 10ntgM5dqKq8v3z1CNPPKZlH0bPbWGIGXXn7UhIQKZxujGutVxU5kdgToTVb7m1mispF nFbO949vlHd1qBw3PAVPkEZXp6kt/BFVYZWktJMc+wk0gRvs9odpyqEdg86IQtYFNI6e JTV6YE+BW6yWqY68wHcm9oDUHvkZgZsank27HfILDN/klB/0uhJTzTtojPxpKkjxSyZE EHxQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1706482358; x=1707087158; h=cc:to:content-transfer-encoding:mime-version:message-id:date :subject:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=3Xdj01DvAl1GY6okjPwa70iMiFgfvhRS5t9XnrYRvJk=; b=a1tPIadBICDyTOmJdFWynQ5yY9DJRcCx+uVzmbEyeYxlEtkCYULfQDPfqyt2AosdT/ M5SyMhmazZBB/hmFO3czIBVDGlJRJCUqPO4Onye9JjYJbEhvpW1l7AKQCac8vvPwMYy6 go4LpmBQi1Opn++3ZPcKdPPyur5hyEH1ORfYk9UUbaDY+L2wNexw9SPNisp9RdoIm1cA AIn9lH72NCUHUVEhS7HNnbbyzpim1PB4vRr545RdgSKug5ZQ0t20THaVKA/kcW88WSpt rQjVeF511IP7YzSYOTIQFVHDmCuiJT1wARM5JyVdVT1ueLDpLfgNVw78DQlDDNnUhgMV 5ppA== X-Gm-Message-State: AOJu0YzRVfM+/tUWFHfuXB2VxRxRUuikUJjnzlOm15admx9G9JrWNIfy ivTdEbT+bLlbrNklPbzZd2GUcIgrK13D+ry2f8fIRl28KENNj57Q6loJXtWdb0A= X-Received: by 2002:a17:906:c343:b0:a30:f907:3568 with SMTP id ci3-20020a170906c34300b00a30f9073568mr3831178ejb.57.1706482358493; Sun, 28 Jan 2024 14:52:38 -0800 (PST) Received: from [127.0.1.1] ([79.115.23.25]) by smtp.gmail.com with ESMTPSA id k11-20020a1709061c0b00b00a30cd599285sm3259996ejg.223.2024.01.28.14.52.36 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 28 Jan 2024 14:52:38 -0800 (PST) From: Abel Vesa <abel.vesa@linaro.org> Subject: [PATCH v3 00/10] clk: qcom: Add TCSR, GPU, CAM and DISP clock controllers for X1E80100 Date: Mon, 29 Jan 2024 00:52:13 +0200 Message-Id: <20240129-x1e80100-clock-controllers-v3-0-d96dacfed104@linaro.org> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: <linux-kernel.vger.kernel.org> List-Subscribe: <mailto:linux-kernel+subscribe@vger.kernel.org> List-Unsubscribe: <mailto:linux-kernel+unsubscribe@vger.kernel.org> MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit X-B4-Tracking: v=1; b=H4sIAJ7atmUC/32PQQrCMBBFryJZO5qkkaor7yEuknRqgyEjk1Iq0 rubqohuXP4//Mebu8jIAbPYL+6CcQg5UCqhWi6E72w6I4SmZKGlrpSWCkaFW6mkBB/JX8BT6pl iRM7grNFObupNu7WiAJzNCI5t8t2McGb9Gb9ORD30BLnDGOfBlbEN49PmeCq5C7knvj3lBjW3b w+l/3kMCiTIBpVtjWm8qw4xJMu0Ij6LmTvob5b5y9KFVb6qq51D1+j6hzVN0wNWCHNPQgEAAA= = To: Andy Gross <agross@kernel.org>, Bjorn Andersson <andersson@kernel.org>, Konrad Dybcio <konrad.dybcio@linaro.org>, Michael Turquette <mturquette@baylibre.com>, Stephen Boyd <sboyd@kernel.org>, Rob Herring <robh+dt@kernel.org>, Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>, Conor Dooley <conor+dt@kernel.org>, Philipp Zabel <p.zabel@pengutronix.de>, Neil Armstrong <neil.armstrong@linaro.org>, Vladimir Zapolskiy <vladimir.zapolskiy@linaro.org>, Dmitry Baryshkov <dmitry.baryshkov@linaro.org> Cc: linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, Abel Vesa <abel.vesa@linaro.org>, Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>, Rajendra Nayak <quic_rjendra@quicinc.com>, Bryan O'Donoghue <bryan.odonoghue@linaro.org> X-Mailer: b4 0.12.4 X-Developer-Signature: v=1; a=openpgp-sha256; l=3585; i=abel.vesa@linaro.org; h=from:subject:message-id; bh=dBqBWS5WgCa/Dtu3chgY3pohkThKoPla530xkjDVVtY=; b=owEBbQKS/ZANAwAKARtfRMkAlRVWAcsmYgBlttqkp3ZnEbB2k2M4z5zx5HxZKE9EkIeziB3vf r472yWK8ceJAjMEAAEKAB0WIQRO8+4RTnqPKsqn0bgbX0TJAJUVVgUCZbbapAAKCRAbX0TJAJUV VpHDEACuoFD6jmWMI9dtAtSl5YiRtMaEYSzO0COwrvPJqbXScVUUCxtlsO/FEUC0CugG8GvmbCW tIXWmHu+TDML6PrOXl88TnNRMYzrlvVtj8a6ot14HLTGrr/hcjZ+dlnTlvi3jh4+sxQZN65To7g 8KcWM4o2mu7JoTF9Uzc6da9CpYqCCDOY87JDLjZYW+D1xBYSfU4/AP2+kaaH+Bo8fcYBmY8Ia78 zB6e9IlGuScF9XXbdP0oXgmoEFzX2w2rXr/bu/O9ManEl9PoBNzJ2CltbLR17GCxiG7Om8y1eVG xAQWstK06+eRMS1jYLQ3c9UC8+owAAckTMvKS4laax2fZuY2/00Tr1r5+TU6xzQlfS2pC+PhuhB VmKX969TEDy6lPi+xFtTHQMKiMvp1qx59cb3XXCeIsIZ4q81Bz8qAw3JmIq1ZCG+95fgc7Ph+eF h2GCuq41tX5+8OZHjF66XOvrr7RoarjphLS0gzQtcvmthAM0e6DUSkTsIgHhYZP91zLRQD6RJtx fHDKjvQMIGjSCatrtrfggGiNPWPzeSVynhxQVDhXwFUkuOiF7fl96wsY24sZodSOg+4SJqOxqbN YjAKTyL2vxdwO3CrlRrMsOrtqs7psCaxU7y2UYE8l6to8kjXG5U5qiGla8AJcl31YVU1RVayRUQ Nd+tVk5GqFtYXAA== X-Developer-Key: i=abel.vesa@linaro.org; a=openpgp; fpr=6AFF162D57F4223A8770EF5AF7BF214136F41FAE X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1789376492561380388 X-GMAIL-MSGID: 1789376492561380388 |
Series |
clk: qcom: Add TCSR, GPU, CAM and DISP clock controllers for X1E80100
|
|
Message
Abel Vesa
Jan. 28, 2024, 10:52 p.m. UTC
This patchset adds all the missing clock controllers for Qualcomm X1E80100
platform. Another important change is the dropping of the dedicated
schema of the SM8650 DISP CC as a preparatory work for documenting the
DISP CC compatible for X1E801800.
Signed-off-by: Abel Vesa <abel.vesa@linaro.org>
---
Changes in v3:
- Added Krzysztof's R-b tag to patch 2
- Dropped the DISP_CC_ prefix and CORE substring from gdsc names, to align
with SM8[56]50
- Dropped the CC substring from GPU CC gdsc names
- Added P_BI_TCXO_AO to both dispcc and camcc
- Dropped the _ao prefix for disp_cc_parent_data_7
- Added missing test_ctl values for plls in dispcc
- Fixed flags for dispcc gdscs
- Moved comments for always enabled clocks on the same line in dispcc, camcc
and gpucc, like Konrad suggested
- Fixed some error paths in dispcc probe
- Dropped underscore from driver name and replaced module description with
full name, like Bryan suggested for all drivers
- Fixed gpucc branch ops and gdsc flags
- Added Bryan's T-b and R-b tags to camcc patch
- Link to v2: https://lore.kernel.org/r/20231214-x1e80100-clock-controllers-v2-0-2b0739bebd27@linaro.org
Changes in v2:
- Added Krzysztof's R-b tag to patches no. 1, 3, 4 and 5
- Added Dmitry's R-b tag to patch 7
- Reordered Signed-off-by tags in patch 6
- Lower-cased hex values in patch 6, 8 and 10
- Link to v1: https://lore.kernel.org/r/20231212-x1e80100-clock-controllers-v1-0-0de1af44dcb3@linaro.org
---
Abel Vesa (3):
dt-bindings: clock: Drop the SM8650 DISPCC dedicated schema
dt-bindings: clock: qcom: Document the X1E80100 TCSR Clock Controller
clk: qcom: Add TCSR clock driver for x1e80100
Rajendra Nayak (7):
dt-bindings: clock: qcom: Document the X1E80100 Display Clock Controller
dt-bindings: clock: qcom: Document the X1E80100 GPU Clock Controller
dt-bindings: clock: qcom: Document the X1E80100 Camera Clock Controller
clk: qcom: clk-alpha-pll: Add support for zonda ole pll configure
clk: qcom: Add dispcc clock driver for x1e80100
clk: qcom: Add GPU clock driver for x1e80100
clk: qcom: Add camcc clock driver for x1e80100
.../bindings/clock/qcom,sm8450-camcc.yaml | 2 +
.../bindings/clock/qcom,sm8450-gpucc.yaml | 2 +
.../bindings/clock/qcom,sm8550-dispcc.yaml | 7 +-
.../bindings/clock/qcom,sm8550-tcsr.yaml | 1 +
.../bindings/clock/qcom,sm8650-dispcc.yaml | 106 -
drivers/clk/qcom/Kconfig | 35 +
drivers/clk/qcom/Makefile | 4 +
drivers/clk/qcom/camcc-x1e80100.c | 2486 ++++++++++++++++++++
drivers/clk/qcom/clk-alpha-pll.c | 26 +
drivers/clk/qcom/clk-alpha-pll.h | 4 +
drivers/clk/qcom/dispcc-x1e80100.c | 1718 ++++++++++++++
drivers/clk/qcom/gpucc-x1e80100.c | 656 ++++++
drivers/clk/qcom/tcsrcc-x1e80100.c | 285 +++
include/dt-bindings/clock/qcom,x1e80100-camcc.h | 135 ++
include/dt-bindings/clock/qcom,x1e80100-dispcc.h | 98 +
include/dt-bindings/clock/qcom,x1e80100-gpucc.h | 41 +
include/dt-bindings/clock/qcom,x1e80100-tcsr.h | 23 +
include/dt-bindings/reset/qcom,x1e80100-gpucc.h | 19 +
18 files changed, 5541 insertions(+), 107 deletions(-)
---
base-commit: 41be0b4c4e66215c3aa444d30a75652fb55ed707
change-id: 20231201-x1e80100-clock-controllers-ba42b0575f8a
Best regards,