From patchwork Tue Jan 16 04:51:57 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: =?utf-8?q?Andr=C3=A9_Almeida?= X-Patchwork-Id: 19060 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:7300:42cf:b0:101:a8e8:374 with SMTP id q15csp51183dye; Mon, 15 Jan 2024 20:52:51 -0800 (PST) X-Google-Smtp-Source: AGHT+IGHHwFUJPAzNMBQXlsblLMCFYWk8HeGHf/ARNd7uciwBWIlM15kMF12NAYzDrYdpY4vXiJj X-Received: by 2002:a17:906:c10c:b0:a26:cee8:3713 with SMTP id do12-20020a170906c10c00b00a26cee83713mr3595996ejc.55.1705380771083; Mon, 15 Jan 2024 20:52:51 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1705380771; cv=none; d=google.com; s=arc-20160816; b=j1wAQkBewKrUEgiaRbpNwxyk1qnEgsm/xu3HLJe/zte5sTDkT8HNuu7tI6drSmqEOv mTXQcEt46jXPjOmc/3tPlrcWPyz3plUh7sWvsAMTWqA8Ekq4x2ijJp7QvzD95r2MmTxC fERbBy9LNl9hO2BMutaIe6wWBHzFZBQ//t61UDzJD+RIGSkSrKByhUWQQ0YjMtruf/lc kn/MX0FccDNwODKtQJa9ht769kfeq08iqCX8Xy5d8UGetwyp50HHtaSaq+abWFYS6azb /XVLmkaT48msbLQAkpioYNZkN1Udzh5aVcjzozOtvK6ybrFmhhxKAz+vStln83EezbVE zLmQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:ime-version:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:message-id:date:subject:cc:to :from:dkim-signature; bh=lClxhiG7kPciwzOgT7N9lpSqHzzXmh68CO/DdbLniM4=; fh=WFNpP7Q9IqVMu6ZfYNblOj+2MIUEddpCWX628c47/2c=; b=lU8OOH5v2cYcFQ+S/EJRTe3v624yjoIRRCe0PIo/D9kF0cacXVOK21YEuS3l/3bAwm Uh4jSvnx0VUXkT450xP3HI4WlTN9i8mRPrWXTfKt394Q1XwDg9K0W/dLGpbE37hmi+Eu OCe05FN9aA8o6cgzWXoupCPD/Ce0N+sD4JjsFC8Rrco/RC9/Lv+IBFMuYo125m3fyWNl dhnMDSZ8tiw3FRhvxpn6tKDFY7E7d3FTjQzzKSeMtakb5ATwl+tZzkXjSYBCE4fHMWEv UkdHgDM21wlj1APWR7vdDnTq6dQzjXmfJFeGhXOKDGUpg6umifydldtP+WbB7nnaR84X VuIA== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@igalia.com header.s=20170329 header.b=WCWJvECM; spf=pass (google.com: domain of linux-kernel+bounces-26960-ouuuleilei=gmail.com@vger.kernel.org designates 147.75.80.249 as permitted sender) smtp.mailfrom="linux-kernel+bounces-26960-ouuuleilei=gmail.com@vger.kernel.org" Received: from am.mirrors.kernel.org (am.mirrors.kernel.org. [147.75.80.249]) by mx.google.com with ESMTPS id a24-20020a17090640d800b00a2de58581e6si1364246ejk.926.2024.01.15.20.52.50 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 15 Jan 2024 20:52:51 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-26960-ouuuleilei=gmail.com@vger.kernel.org designates 147.75.80.249 as permitted sender) client-ip=147.75.80.249; Authentication-Results: mx.google.com; dkim=fail header.i=@igalia.com header.s=20170329 header.b=WCWJvECM; spf=pass (google.com: domain of linux-kernel+bounces-26960-ouuuleilei=gmail.com@vger.kernel.org designates 147.75.80.249 as permitted sender) smtp.mailfrom="linux-kernel+bounces-26960-ouuuleilei=gmail.com@vger.kernel.org" Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by am.mirrors.kernel.org (Postfix) with ESMTPS id ADE051F2384B for ; Tue, 16 Jan 2024 04:52:50 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id C327C1171F; Tue, 16 Jan 2024 04:52:23 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=fail reason="signature verification failed" (2048-bit key) header.d=igalia.com header.i=@igalia.com header.b="WCWJvECM" Received: from fanzine2.igalia.com (fanzine.igalia.com [178.60.130.6]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 482EE11181 for ; Tue, 16 Jan 2024 04:52:14 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=igalia.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=igalia.com DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=igalia.com; s=20170329; h=Content-Transfer-Encoding:Content-Type:MIME-Version:Message-ID: Date:Subject:Cc:To:From:Sender:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: In-Reply-To:References:List-Id:List-Help:List-Unsubscribe:List-Subscribe: List-Post:List-Owner:List-Archive; bh=lClxhiG7kPciwzOgT7N9lpSqHzzXmh68CO/DdbLniM4=; b=WCWJvECMzP18zlfiqAgmLtYK9B 7FoSNN0Rx8W4NA4lp7OfrC+VCLJ6jNC7axeCVcvVI1qyTym5ARO2W/mYSCyEWBtctnhwpQ5h2lGqe 9cwx0Tr1wfwEp18q6n97bdVDNcrDdbTTOkyYQK88Fi1QKCMPNixb4lm8rdU6S/GoNhoy3KZcWheZQ YgD6jiSygxm2HKWkR+ReauFXYb5d9yPiVSGTo1lsbDRB0Il3LngupnHkt84qozAN31stOezZsjP7V oVRJBdKAmb8NySiMftR+adkjM1ZKOu7MDpM7TbsH6nH798+luyXOrn6esqueBgtdPDMmF3Ojh0Ns0 mW7wAUwQ==; Received: from [177.45.63.147] (helo=steammachine.lan) by fanzine2.igalia.com with esmtpsa (Cipher TLS1.3:ECDHE_X25519__RSA_PSS_RSAE_SHA256__AES_256_GCM:256) (Exim) id 1rPbQn-006r0R-Be; Tue, 16 Jan 2024 05:52:09 +0100 From: =?utf-8?q?Andr=C3=A9_Almeida?= To: dri-devel@lists.freedesktop.org, amd-gfx@lists.freedesktop.org, linux-kernel@vger.kernel.org Cc: kernel-dev@igalia.com, alexander.deucher@amd.com, christian.koenig@amd.com, Simon Ser , Pekka Paalanen , daniel@ffwll.ch, Daniel Stone , =?utf-8?b?J01hcmVrIE9sxaHDoWsn?= , Dave Airlie , ville.syrjala@linux.intel.com, Xaver Hugl , =?utf-8?q?Andr=C3=A9_Almeida?= Subject: [PATCH 0/2] drm/atomic: Allow drivers to write their own plane check for async Date: Tue, 16 Jan 2024 01:51:57 -0300 Message-ID: <20240116045159.1015510-1-andrealmeid@igalia.com> X-Mailer: git-send-email 2.43.0 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 IME-Version: 1.0 X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1788221347389685233 X-GMAIL-MSGID: 1788221347389685233 Hi, AMD hardware can do more on the async flip path than just the primary plane, so to lift up the current restrictions, this patchset allows drivers to write their own check for planes for async flips. I'm not sure if adding something new to drm_plane_funcs is the right way to do, because if we want to expand the other object types (crtc, connector) we would need to add their own drm_XXX_funcs, so feedbacks are welcome! André André Almeida (2): drm/atomic: Allow drivers to write their own plane check for async flips drm/amdgpu: Implement check_async_props for planes .../amd/display/amdgpu_dm/amdgpu_dm_plane.c | 30 +++++++++ drivers/gpu/drm/drm_atomic_uapi.c | 62 ++++++++++++++----- include/drm/drm_atomic_uapi.h | 12 ++++ include/drm/drm_plane.h | 5 ++ 4 files changed, 92 insertions(+), 17 deletions(-)