From patchwork Fri Dec 22 06:27:18 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Krishna Kurapati X-Patchwork-Id: 18460 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:7300:2483:b0:fb:cd0c:d3e with SMTP id q3csp878298dyi; Thu, 21 Dec 2023 22:28:08 -0800 (PST) X-Google-Smtp-Source: AGHT+IFbYuCgbAm0SaH2SHjnLpOpgPGDEypCjFglT/FoDGx15Swi5ADtuhsFUPuaccLagUKXtnW+ X-Received: by 2002:a05:6a00:1748:b0:6d8:2e9a:5d3c with SMTP id j8-20020a056a00174800b006d82e9a5d3cmr1081142pfc.38.1703226488603; Thu, 21 Dec 2023 22:28:08 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1703226488; cv=none; d=google.com; s=arc-20160816; b=sN+fF6KscsQj1yggbaGfxdhuEVNQqaXEyGUswx2dv/gr0RqaN85wBUrIKvuS0kd7P9 LfOi+IQNmPZnjJV2fiWdO3+KpxeBnqVcXVIcygNpmZ0dok6OFZMzhwOBeSD8mcQ10DYM +HyQItmN7xiue5KFk0ZKVwn9p+idOl+hM/AC031dWh6EGfHCIe0U0/Mvfao8/JfyPKC1 daEUeFeDEQvAMiKCfEu3WqEGKjmwA3QHubirvMCEkGCL/2EpzXEYS1kC6KxPnONt1xDE 4N9q8fe0J6MPVAafV/++xrYDQw4IQZRMoqyQq+/NYYNcmpmkQ36pXhmYfUhy/wsEsIrJ UgjA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:message-id:date:subject:cc:to :from:dkim-signature; bh=j5XwD2nohrKKhFWODuR1ibJ1aX8B8Ad7wFkNwxCktDA=; fh=xZf99WcRJKeyJybH6hWYoIcSrN65z412UVmpVrfQMHE=; b=AeeAT4Wv1zVjvzzBzCG2NxNxpBw+cbJKrOpK7vsmaeBdvDfxitdBQySNRTtxe6CJYI ccRGM+ND+gT/lb0ugrrJbAoyLk1alJbmnTe2NYDvjLD3cAxc62CEMPMkJcfvRZjKcYMJ umofTrLcBMJzAWM6Qf2UVfT3Y3uS4G1I6+cZzcGfhCD9Y9O7dVSr+kY+pTwbA5MbjsXe InbFEW28c+E441FfNSutAyfsIa6U97+UpvEKTyD2DxkDRFbHMc0vJO/Ddhzbdnzjzwyk QWnc8a6dQIRodQnaLeWFZvQK7Lsl8GWfRqj56DZ3P8yM3P67iWo6yp8nWY8nGvNHncz6 ZedQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=TM4NEC9H; spf=pass (google.com: domain of linux-kernel+bounces-9403-ouuuleilei=gmail.com@vger.kernel.org designates 147.75.48.161 as permitted sender) smtp.mailfrom="linux-kernel+bounces-9403-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: from sy.mirrors.kernel.org (sy.mirrors.kernel.org. [147.75.48.161]) by mx.google.com with ESMTPS id u185-20020a6385c2000000b005cdaa1685ddsi2729112pgd.371.2023.12.21.22.28.08 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 21 Dec 2023 22:28:08 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-9403-ouuuleilei=gmail.com@vger.kernel.org designates 147.75.48.161 as permitted sender) client-ip=147.75.48.161; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=TM4NEC9H; spf=pass (google.com: domain of linux-kernel+bounces-9403-ouuuleilei=gmail.com@vger.kernel.org designates 147.75.48.161 as permitted sender) smtp.mailfrom="linux-kernel+bounces-9403-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by sy.mirrors.kernel.org (Postfix) with ESMTPS id 4B448B2248E for ; Fri, 22 Dec 2023 06:28:03 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id D420BB65F; Fri, 22 Dec 2023 06:27:45 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="TM4NEC9H" X-Original-To: linux-kernel@vger.kernel.org Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C7DD58C14; Fri, 22 Dec 2023 06:27:41 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Received: from pps.filterd (m0279866.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.17.1.24/8.17.1.24) with ESMTP id 3BM5mW7F003027; Fri, 22 Dec 2023 06:27:36 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding:content-type; s=qcppdkim1; bh=j5XwD2n ohrKKhFWODuR1ibJ1aX8B8Ad7wFkNwxCktDA=; b=TM4NEC9HhtPZ2PD8h2XrpxY dz3oagU63d1mxg+d4l3uxJzPkJayZbZy8lwmvAusSPQCEjazbcdAZw7XXVacLGZ7 nuNqtQ6s+8nyCj25H8Qu5Ux1R/NvjNUMs7aN2rbNjXThpgzyk6Ev0g6WiaqEmW9a g5fmDM7FIgJoXXawzpE/ERvLFKQBM9bpf49cbDH6t9IZe2xgk4eV4uM1qirzwRkq ubGd8wD567MaUYxaUF0UbkJaMzpbxrcOlcFXZo6AyM+9sWajyQLeY4WDCTYph5u8 YHli9ABlcmSf5UOv4GhM3h72l+jGzRiw+1aUlw9R8VbXtqP9MEXxT8QOzkhGhdA= = Received: from nalasppmta05.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3v4pte23ne-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 22 Dec 2023 06:27:35 +0000 (GMT) Received: from nalasex01a.na.qualcomm.com (nalasex01a.na.qualcomm.com [10.47.209.196]) by NALASPPMTA05.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id 3BM6RY2p010977 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 22 Dec 2023 06:27:34 GMT Received: from hu-kriskura-hyd.qualcomm.com (10.80.80.8) by nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1118.40; Thu, 21 Dec 2023 22:27:29 -0800 From: Krishna Kurapati To: Greg Kroah-Hartman , Krzysztof Kozlowski , Rob Herring , "Andy Gross" , Bjorn Andersson , Thinh Nguyen , Konrad Dybcio , Wesley Cheng , "Conor Dooley" , Johan Hovold CC: , , , , , , Krishna Kurapati Subject: [PATCH v4 0/2] Refine USB interrupt vectors on Qualcomm platforms Date: Fri, 22 Dec 2023 11:57:18 +0530 Message-ID: <20231222062720.10128-1-quic_kriskura@quicinc.com> X-Mailer: git-send-email 2.42.0 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nalasex01a.na.qualcomm.com (10.47.209.196) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: SY8pA9hbuLf6lQpvI5EVhI_1ec22flDc X-Proofpoint-ORIG-GUID: SY8pA9hbuLf6lQpvI5EVhI_1ec22flDc X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.272,Aquarius:18.0.997,Hydra:6.0.619,FMLib:17.11.176.26 definitions=2023-12-09_01,2023-12-07_01,2023-05-22_02 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 mlxlogscore=981 adultscore=0 clxscore=1011 priorityscore=1501 malwarescore=0 impostorscore=0 phishscore=0 suspectscore=0 mlxscore=0 lowpriorityscore=0 bulkscore=0 spamscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2311290000 definitions=main-2312220043 X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1785962418612016155 X-GMAIL-MSGID: 1785962418612016155 Qualcomm targets define the following interrupts for usb wakeup: {dp/dm}_hs_phy_irq, hs_phy_irq, pwr_event, ss_phy_irq. But QUSB2 Phy based targets have another interrupt which gets triggered in response to J/K states on dp/dm pads. Its functionality is replaced by dp/dm interrupts on Femto/m31/eusb2 phy based targets for wakeup purposes. Exceptions are some targets like SDM845/SDM670/SM6350 where dp/dm irq's are used although they are qusb2 phy targets. Currently in QUSB2 Phy based DT's, te qusb2_phy interrupt is named and used as "hs_phy_irq" when in fact it is a different interrupt (used by HW validation folks for debug purposes and not used on any downstream target qusb/non-qusb). On some non-QUSB2 targets (like sm8450/sm8550), the pwr_event IRQ was named as hs_phy_irq and actual pwr_event_irq was skipped. This series tries to address the discrepancies in the interrupt numbering adding the missing interrupts and correcting the existing ones. This series has been compared with downstream counter part and hw specifics to ensure the numbering is right. Since there is not functionality change the code has been only compile tested. Changes in v4: Udpated commit text indicating why pwr_event interrupt was added as the first one and fixed some typos present in v3. While at it, rebase on top of latest linux-next fixing merge conflicts. Changes in v3: Separated out the DT changes and pushed only bindings and driver update. Modified order of irq descriptions to match them with permutations defined. Fixed nitpicks mentioned by reviewers in v2. Changes in v2: Removed additional compatibles added for different targets in v1. Specified permuations of interrupts possible for QC targets and regrouped interrupts for most of the DT's. Link to v3: https://patchwork.kernel.org/project/linux-arm-msm/cover/20231211121124.4194-1-quic_kriskura@quicinc.com/ Link to v2: https://lore.kernel.org/all/20231204100950.28712-1-quic_kriskura@quicinc.com/ Link to v1: (providing patchwork link since threading was broken in v1) https://patchwork.kernel.org/project/linux-arm-msm/cover/20231122191259.3021-1-quic_kriskura@quicinc.com/ Krishna Kurapati (2): The high speed related interrupts present on QC targets are as follows: usb: dwc3: qcom: Rename hs_phy_irq to qusb2_phy_irq .../devicetree/bindings/usb/qcom,dwc3.yaml | 138 ++++++++---------- drivers/usb/dwc3/dwc3-qcom.c | 22 +-- 2 files changed, 70 insertions(+), 90 deletions(-)